Off-Chip Trace i.MX258

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

Off-Chip Trace i.MX258

Jump to solution
778 Views
guillaume17
Contributor I

Hi,

 

I'm looking for information or documents that tell me how to use the trace feature on i.MX258.

 

I would like in my case to make code coverage. I think the best solution is to use the trace port unit. However, I can not find the port to use and the pins.

 

Is it possible to recover the traces with for example the LAUTERBACH Off-Chip Trace Solution probe ?
Is the trace port available and if so where can I find the pins?

 

Thanks for your help

 

Cordially

Labels (1)
0 Kudos
1 Solution
596 Views
Bio_TICFSL
NXP TechSupport
NXP TechSupport

Hi guillaume,

1.The i.MX25 ETM pins are multiplexed with peripheral pins including NFC, CSPI1, etc.,so when they are used for ETM other (mux) options will not be available. 

2.ETM is an ARM debug feature, it may be recommended to apply to ETM and ETB documentation on the ARM website.

3.Please review the ETB erratum for i.MX25 in the Errata.  < http://cache.freescale.com/files/dsp/doc/errata/IMX25CE.pdf 

4.Also please pay attention :Section 6.1.3 (Capture rates) of the ICE and TRACE User Guide states :  "The ETM on the target board can output 4, 8, or 16 trace data bits. Half-rate clocking enables data to be output from the ETM on both edges of TRACECLK. This effectively halves the clock frequency for the same data rate. Packing modes enable consecutive trace samples to be written to the same memory location within RealView Trace. This increases the trace depth. It has the disadvantage of coarser time-stamping. Time-stamping can be disabled completely to increase trace depth even more. The system has the capability to set the port width automatically from the Configure ETM dialog box in RealView Debugger. Half-rate clocking and packing mode facilities provide correct operation at TRACECLK frequencies above 150MHz. Below 150MHz, the RealView Trace system operates without these facilities. With these facilities enabled, TRACECLK speeds of up to 250MHz are supported."   

 http://infocenter.arm.com/help/topic/com.arm.doc.dui0155j/DUI0155J_rvi_user_guide.pdf

regards

 

 

View solution in original post

1 Reply
597 Views
Bio_TICFSL
NXP TechSupport
NXP TechSupport

Hi guillaume,

1.The i.MX25 ETM pins are multiplexed with peripheral pins including NFC, CSPI1, etc.,so when they are used for ETM other (mux) options will not be available. 

2.ETM is an ARM debug feature, it may be recommended to apply to ETM and ETB documentation on the ARM website.

3.Please review the ETB erratum for i.MX25 in the Errata.  < http://cache.freescale.com/files/dsp/doc/errata/IMX25CE.pdf 

4.Also please pay attention :Section 6.1.3 (Capture rates) of the ICE and TRACE User Guide states :  "The ETM on the target board can output 4, 8, or 16 trace data bits. Half-rate clocking enables data to be output from the ETM on both edges of TRACECLK. This effectively halves the clock frequency for the same data rate. Packing modes enable consecutive trace samples to be written to the same memory location within RealView Trace. This increases the trace depth. It has the disadvantage of coarser time-stamping. Time-stamping can be disabled completely to increase trace depth even more. The system has the capability to set the port width automatically from the Configure ETM dialog box in RealView Debugger. Half-rate clocking and packing mode facilities provide correct operation at TRACECLK frequencies above 150MHz. Below 150MHz, the RealView Trace system operates without these facilities. With these facilities enabled, TRACECLK speeds of up to 250MHz are supported."   

 http://infocenter.arm.com/help/topic/com.arm.doc.dui0155j/DUI0155J_rvi_user_guide.pdf

regards