Is it possible to use a chip designed for single SPI line with QSPI lines on the i.MX8MPlus?

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

Is it possible to use a chip designed for single SPI line with QSPI lines on the i.MX8MPlus?

Jump to solution
924 Views
puiyee_poon
Contributor I
 
0 Kudos
Reply
1 Solution
900 Views
Rita_Wang
NXP TechSupport
NXP TechSupport

Which boot flash have on your board?

View solution in original post

0 Kudos
Reply
2 Replies
901 Views
Rita_Wang
NXP TechSupport
NXP TechSupport

Which boot flash have on your board?

0 Kudos
Reply
865 Views
puiyee_poon
Contributor I

We need SRAM in our design but we don't have any single SPI lines left from the processor due to the processor only supports 3 SPI interfaces and they are already occupied. Therefore we wonder if it's possible to connect a single SPI SRAM on the QSPI-port (where the pins are multiplexed with NAND-pins) from the processor. 

0 Kudos
Reply
%3CLINGO-SUB%20id%3D%22lingo-sub-1937986%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3EIs%20it%20possible%20to%20use%20a%20chip%20designed%20for%20single%20SPI%20line%20with%20QSPI%20lines%20on%20the%20i.MX8MPlus%3F%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-1937986%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-1939904%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3ERe%3A%20Is%20it%20possible%20to%20use%20a%20chip%20designed%20for%20single%20SPI%20line%20with%20QSPI%20lines%20on%20the%20i.MX8MPlus%3F%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-1939904%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EWe%20need%20SRAM%20in%20our%20design%20but%20we%20don't%20have%20any%20single%20SPI%20lines%20left%20from%20the%20processor%20due%20to%20the%20processor%20only%20supports%203%20SPI%20interfaces%20and%20they%20are%20already%20occupied.%20Therefore%20we%20wonder%20if%20it's%20possible%20to%20connect%20a%20single%20SPI%20SRAM%20on%20the%20QSPI-port%20(where%20the%20pins%20are%20multiplexed%20with%20NAND-pins)%20from%20the%20processor.%26nbsp%3B%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-1938850%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3ERe%3A%20Is%20it%20possible%20to%20use%20a%20chip%20designed%20for%20single%20SPI%20line%20with%20QSPI%20lines%20on%20the%20i.MX8MPlus%3F%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-1938850%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EWhich%20boot%20flash%20have%20on%20your%20board%3F%3C%2FP%3E%3C%2FLINGO-BODY%3E