- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi community,
My customer plan to use DDR3 DIMM module as a extended memory for i.MX6 products.
Of the total 4 GByte of memory, 2 GByte is prepared on-board and the rest are prepared by SO-DIMM.
Does anyone have an use case with such a configuration?
Best regards,
Ishii.
Solved! Go to Solution.


- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Ishii
I do not know such designs but seems it is possible following
layout recommendations given in sect.3.5.5 4-Gigabyte recommendations
i.MX6 System Development User’s Guide
http://cache.freescale.com/files/32bit/doc/user_guide/IMX6DQ6SDLHDG.pdf
Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------


- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Ishii
I do not know such designs but seems it is possible following
layout recommendations given in sect.3.5.5 4-Gigabyte recommendations
i.MX6 System Development User’s Guide
http://cache.freescale.com/files/32bit/doc/user_guide/IMX6DQ6SDLHDG.pdf
Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello igor
Thank you for your quick response.
If it use 4GByte recommendation design, it can use different timing parameter for each Chip Select?
Best regards,
Ishii.
