Is it OK to use DDR3 mixed configuration both on-board and SODIMM for i.MX6?

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

Is it OK to use DDR3 mixed configuration both on-board and SODIMM for i.MX6?

ソリューションへジャンプ
1,103件の閲覧回数
t-iishii
Contributor II

Hi community,

My customer plan to use DDR3 DIMM module as a extended memory for i.MX6 products.

Of the total 4 GByte of memory, 2 GByte is prepared on-board and the rest are prepared by SO-DIMM.

Does anyone have an use case with such a configuration?

Best regards,

Ishii.

ラベル(1)
0 件の賞賛
返信
1 解決策
1,000件の閲覧回数
igorpadykov
NXP Employee
NXP Employee

Hi Ishii

I do not know such designs but seems it is possible following

layout recommendations given in sect.3.5.5 4-Gigabyte recommendations

i.MX6 System Development User’s Guide

http://cache.freescale.com/files/32bit/doc/user_guide/IMX6DQ6SDLHDG.pdf

Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

元の投稿で解決策を見る

0 件の賞賛
返信
2 返答(返信)
1,001件の閲覧回数
igorpadykov
NXP Employee
NXP Employee

Hi Ishii

I do not know such designs but seems it is possible following

layout recommendations given in sect.3.5.5 4-Gigabyte recommendations

i.MX6 System Development User’s Guide

http://cache.freescale.com/files/32bit/doc/user_guide/IMX6DQ6SDLHDG.pdf

Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 件の賞賛
返信
1,000件の閲覧回数
t-iishii
Contributor II

Hello igor

Thank you for your quick response.

If it use 4GByte recommendation design, it can use different timing parameter for each Chip Select?

Best regards,

Ishii.

0 件の賞賛
返信