Is i.MX6SL damaged if power-down sequence is not observed without MMPF0100.

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

Is i.MX6SL damaged if power-down sequence is not observed without MMPF0100.

跳至解决方案
874 次查看
satoshishimoda
Senior Contributor I

Hi community,

I confirmed i.MX6SL is not damaged by any power-down sequence when MMPF0100 is used in https://community.freescale.com/thread/346526.

Then, I want to confirm whether i.MX6SL is damaged when MMPF0100 is NOT used if the power-down is not observed.

Would you let me know it?

Best Regards,

Satoshi Shimoda

标签 (1)
标记 (1)
0 项奖励
1 解答
657 次查看
gusarambula
NXP TechSupport
NXP TechSupport

Hello Shimoda-San,

Unfortunately the i.MX6SL does require a certain power-down sequence. If you look at the power down sequence order you will see that the voltages start to be turned off from the smaller voltage to the largest voltage with the exception of VDD_SNVS_IN.

When the MMPF0100 is used, the voltages will be power off in this order (smaller voltage to largest voltage) because of the way the PMIC generates the voltages.

You would need to review your power design to ensure that this condition is met in.

在原帖中查看解决方案

0 项奖励
1 回复
658 次查看
gusarambula
NXP TechSupport
NXP TechSupport

Hello Shimoda-San,

Unfortunately the i.MX6SL does require a certain power-down sequence. If you look at the power down sequence order you will see that the voltages start to be turned off from the smaller voltage to the largest voltage with the exception of VDD_SNVS_IN.

When the MMPF0100 is used, the voltages will be power off in this order (smaller voltage to largest voltage) because of the way the PMIC generates the voltages.

You would need to review your power design to ensure that this condition is met in.

0 项奖励