Is IMX8M Plus using WDQS?

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

Is IMX8M Plus using WDQS?

Jump to solution
2,196 Views
haryanl
Contributor IV

Hi all,

I am confirming whether the IMX8M Plus has the WDQS function enabled?
I checked the RPA excel file, but I don't understand clearly.
Can you confirm this for me?
1. If it is enabled then, use Mode 1 or Mode 2 as shown below (From DDR datasheet)
2. In the RPA file, where can Enable/Disable be confirmed?

haryanl_0-1717034852012.png

Thanks,

Tags (1)
0 Kudos
Reply
1 Solution
2,172 Views
pengyong_zhang
NXP Employee
NXP Employee

Hi, @haryanl 

on i.MX8MP, we enable the WDQSEXTENSION feature of the DDR PHY whose description is as follows:

When set, DQS_T and DQS_C will be driven differentially to 0 and 1, respectively,
before and after a write burst, except during a memory read transaction.

From that I understand that DQS should be driven low at all times except a memory read transaction.

Here is measured the behavior of the system on 8MP EVK when WDQSEXTENSION is enabled and disabled:

pengyong_zhang_0-1717050378634.jpeg

 

 

View solution in original post

3 Replies
2,166 Views
pengyong_zhang
NXP Employee
NXP Employee

Hi, @haryanl 

Yes! You are right!

B.R

2,173 Views
pengyong_zhang
NXP Employee
NXP Employee

Hi, @haryanl 

on i.MX8MP, we enable the WDQSEXTENSION feature of the DDR PHY whose description is as follows:

When set, DQS_T and DQS_C will be driven differentially to 0 and 1, respectively,
before and after a write burst, except during a memory read transaction.

From that I understand that DQS should be driven low at all times except a memory read transaction.

Here is measured the behavior of the system on 8MP EVK when WDQSEXTENSION is enabled and disabled:

pengyong_zhang_0-1717050378634.jpeg

 

 

2,160 Views
haryanl
Contributor IV

Hi @pengyong_zhang ,

 

Thank for your reply.

in the RPA file, is it confirmed here?
By default it is set to enabled
haryanl_0-1717051794890.png

Because WDQS_Extension is used, is it correct that I understand that corresponds to DDR Mode 2: WDQS_on / WDQS_off definition based control?

Thanks,

0 Kudos
Reply