Internal MAC clock frequency for Ehernet of i.MX6

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

Internal MAC clock frequency for Ehernet of i.MX6

ソリューションへジャンプ
1,034件の閲覧回数
yuuki
Senior Contributor II

Dear All,

I want to set frequency of MII clock(MDC pin).

I refer to the following point.

IMX6DQRM.pdf (Rev2)
- 23.5.7 MII Speed Control Register (ENET_MSCR) (P.1100)
- Table 23-12. Programming Examples for MSCR (P.1100)

Internal MAC clock frequency is listed in Table 23-12.
However, I do not know which this frequency shows.

Is this frequency set in DIV_SELECT Field of CCM_ANALOG_PLL_ENETn registers?

May I have advice?

Best Regards,
Yuuki

ラベル(1)
0 件の賞賛
返信
1 解決策
815件の閲覧回数
igorpadykov
NXP Employee
NXP Employee

Hi yuuki

yes correct, internal MAC clock frequency is

set in DIV_SELECT Field of CCM_ANALOG_PLL_ENETn register.

Best regards

chip

-----------------------------------------------------------------------------------------------------------------------

Note: If this post answers your question, please click the Correct Answer button. Thank you!

-----------------------------------------------------------------------------------------------------------------------

元の投稿で解決策を見る

0 件の賞賛
返信
1 返信
816件の閲覧回数
igorpadykov
NXP Employee
NXP Employee

Hi yuuki

yes correct, internal MAC clock frequency is

set in DIV_SELECT Field of CCM_ANALOG_PLL_ENETn register.

Best regards

chip

-----------------------------------------------------------------------------------------------------------------------

Note: If this post answers your question, please click the Correct Answer button. Thank you!

-----------------------------------------------------------------------------------------------------------------------

0 件の賞賛
返信