Internal 125 MHz clock to ENET_REF_CLK

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

Internal 125 MHz clock to ENET_REF_CLK

937件の閲覧回数
sivanageswarara
Contributor I

Hi

I'm using imx6dl processor in which mac is connected to phy(ksz9031) in RGMII mode. I'm facing an issue with hardware time stamping.

I want to feed the125 MHz clock to ENET_REF_CLK internally through GPIO_16 .

As per the  Table 2-9. Gigabit Ethernet Recommendations  from the below pdf

http://cache.freescale.com/files/32bit/doc/user_guide/IMX6DQ6SDLHDG.pdf

I have configured GPR1[21] = 1 to select internal reference clock, through which I'm getting 50MHz clock on to GPIO_16.

Now i want to route the 50MHz clock from GPIO_16 to ENET_REF_CLK internally. 

Is it necessary to connect ENET_REF_CLK(V22) pin to GPIO_16(R2) pin externally?

                                             or

 Configuring GPIO_16 SION = 1  is enough to route internally?

Regards

siva

タグ(1)
0 件の賞賛
返信
1 返信

569件の閲覧回数
igorpadykov
NXP Employee
NXP Employee

Hi siva

unfortunately there is no way to provide 125 MHz clock to ENET_REF_CLK internally

through GPIO_16, for settings one can look on

Using i.MX6 to generate 125MHz reference clock for RGMII interface 

Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 件の賞賛
返信