Incorrect address mapping for imx8mp ddr4 with 16bit bus width (RPA)

cancel
Showing results for 
Search instead for 
Did you mean: 

Incorrect address mapping for imx8mp ddr4 with 16bit bus width (RPA)

292 Views
michael_glembot
Contributor IV

Hi @oliver_chen@jan_spurek,

I just wanted to report an error in the Programming AID for the imx8mp with ddr4 for half bus width.

Here is our working DDR4 configuration:

michael_glembot_0-1647243492177.png

There is an error in the address mapping. DDRC_ADDRMAP2 must be set to 0x00000007 but it is 0x00000707. That is because D77 is fixed. The field has no formula and always remains at 7 instead of 0.

michael_glembot_1-1647243826899.png

Hopefully I will save others a few hours of debugging xD

Best, Michael

Labels (1)
Tags (3)
0 Kudos
3 Replies

281 Views
michael_glembot
Contributor IV

Yes, exactly. That's why I reported the bug Calibration fails. Writing with the original configuration leads to several read/write errors in the test sequence, such as data for certain addresses being written in 2 places, again writing to other addresses had no effect at all.

263 Views
jan_spurek
NXP Employee
NXP Employee

Hi Michael,

ok, thank you for the details. I'll work on updating the RPA to correct the error.

Best Regards,

Jan

0 Kudos

285 Views
jan_spurek
NXP Employee
NXP Employee

Hi Michael,

thank you for reporting this behavior. My initial analysis suggests that you are correct - could you please confirm that you have encountered calibration failures with the original configuration, which were resolved by the modification? 

Thank you.

Best Regards,

Jan

0 Kudos