IMX7D to LPDDR3 interface clock termination

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

IMX7D to LPDDR3 interface clock termination

1,264 次查看
logeshs
Contributor II

Hi,

We are using MCIMX7D3EVK10SD in our design with 08EMCP08-EL3DT227-A01U (Kingston Memory) using LPDDR3 interface. 

Kindly suggest what type termination need to be provided for DDR_Clock in  LPDDR3 interface. I could not find any recommendation for DDR_Clock Termination and in WARP board design no termination was used. Kindly suggest suitable termination or shall we connect as such in WARP schematics design.

Thanks & Regards,

Logesh

标签 (1)
0 项奖励
回复
1 回复

1,089 次查看
igorpadykov
NXP Employee
NXP Employee

Hi Logesh

please refer to sect.3. i.MX7 series layout recommendations Hardware Development

Guide for i.MX7Dual and 7Solo Applications Processors, termination is not used.
http://www.nxp.com/files/32bit/doc/user_guide/IMX7DSHDG.pdf

In general recommended to perform signal integrity (SI) simulations.

Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 项奖励
回复