IMX6ULL+PF3001 power up sequence issue

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

IMX6ULL+PF3001 power up sequence issue

2,095 Views
ramesh6663
Contributor III

Hi,

  We are using IMX6ULL processor with PF3001, hardware board bring up is going on in our end. While Check power up sequence all the powers ON at a same time so which cause the Boot issue in SD card.

 So could you please help me on this? 

 Is it any silicon version is there if i try to replace the PMIC?

Thanks & Regards,

Rameshkumar

Labels (1)
Tags (2)
0 Kudos
11 Replies

1,536 Views
igorpadykov
NXP Employee
NXP Employee

Hi Rameshkumar

please try to run ddr test

i.MX6/7 DDR Stress Test Tool V2.70 

and rebuild image with new calibration settings found from test.

Just for test one also can prolong POR up to 1 sec., to check if there are no

issues with clocks. Also you can create service request to obtain schematic

i.MX6UL with PF3001 (SCH-29090).  Support|NXP 

Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 Kudos

1,536 Views
ramesh6663
Contributor III

Hi Igor,

  We have tried as you mentioned above, DDR3 Calibration done, Stress test successful and we built the uboot image and try it, Still its not booting and  PMIC delivers all 3 powers same time (VSNVS, VDD_HIGN_IN, VDD_ARM_IN). So could you please help us on this?

In between we used "Kingston 4Gbits DDR3L Ram in our customised board P/N: D2516EC4BXGGB-U. So this may cause any issue?

Thanks,

Rameshkumar 

0 Kudos

1,536 Views
igorpadykov
NXP Employee
NXP Employee

Hi Rameshkumar

on i.MX6UL with PF3001 (SCH-29090) MC32PF3001A7EP used with
VDD_ARM_SOC_IN connected to SW1 (time step 3), VDD_HIGH_IN to V33 (step 2)
VDD_SNVS_3V3 to LDO RT9169 (VSYS) - first time step in power up sequence.
What are connections on custom board, which nxp reference design was used as
example when designed that board.

Best regards
igor

0 Kudos

1,536 Views
ramesh6663
Contributor III

Hi Igor,

 Above mentioned PMIC part A7 series we used in our design and we considered NXP EVK board design as well.

  Please find the the PMIC sch image below.

But when I was probed and checked all 3 powers start up at the same time. So Is there any way to rectify this issue?

PMIC.png

Thanks,

Rameshkumar 

0 Kudos

1,536 Views
igorpadykov
NXP Employee
NXP Employee

Hi Rameshkumar

please try to replace pmic to check if this helps.

Best regards
igor

0 Kudos

1,536 Views
ramesh6663
Contributor III

Hi Igor,

  We see serial prints MFG tool through USB-OTG mode. So does it means USB OTG not considered Power up sequence?

SD card and EMMC not booting,  So SD boot Emmc boot only required Power up sequence?

 

Thanks,

Rameshkumar 

0 Kudos

1,536 Views
igorpadykov
NXP Employee
NXP Employee

Hi Rameshkumar 

had you tried to prolong POR up to 1 sec. ?

Had you checked sd signals with oscilloscope ?

Best regards
igor

0 Kudos

1,536 Views
ramesh6663
Contributor III

Hi Igor,

   I have done few Hardware reset experiment with different timing intervals to reset the processor, But Its not working. 

  So above you have mentioned "prolong POR" , it means In software Uboot code itself we can configure the WDOG timer with 1 SEC, Am i right?

And I have checked in the SD BOOT mode after power ON I didn't get any Clock signals in the SD1_CLK line.

Thanks,

Rameshkumar

0 Kudos

1,536 Views
igorpadykov
NXP Employee
NXP Employee

Hi Rameshkumar 

 

could you try to connect POR to ground, then power up board,

after 1 sec. release POR.

 

Best regards
igor

0 Kudos

1,536 Views
ramesh6663
Contributor III

Hi Igor,

  We have tried, But no response..:smileyangry:

Thanks,

Rameshkumar

0 Kudos

1,536 Views
igorpadykov
NXP Employee
NXP Employee

Hi Rameshkumar

so, no any signals on SD ? Please attached jtag debugger

and check boot settings in SRC_SBMR1,2 registers - they should

correspond to BOOT_CFG boot settings in attached i.MX6ULL EVK schematic p.9.

Best regards
igor

0 Kudos