How to setup EIM on iMX7 to emulate legacy INTEL bus

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

How to setup EIM on iMX7 to emulate legacy INTEL bus

1,282 Views
mario_stefani
Contributor I

Dear Sirs

I am looking for more information on how to setup and use the External Interface Module EIM on iMX7.

My need is to emulate legacy INTEL bus (AD0-AD15) (D0-D7) RD# WR# CS# ALE etc  signals, using EIM module and signals.

Please is there any application note or similar examples on how to setup EIM control lines and control bus timing?

Thanks

Mario 

4 Replies

1,148 Views
Ilan_Figueiredo
Contributor I

On the Logic Analyzer we detected 8 consecutive accesses on the memory region. The reference manual Figure 9-58 indicates that a single access should be done instead.

32bit_read.JPG

0 Kudos

1,165 Views
Yuri
NXP Employee
NXP Employee

Hello,

  Would You please  provide example of connection scheme i.MX7 (EIM) and

the external device?

Regards,

Yuri.

0 Kudos

1,165 Views
mario_stefani
Contributor I

Dear Mr Yuri

Thanks for your message!

Please find attached a schematics , simplified to show the concept.

Our goal is to use the iMX7 EIM module to directly interface to our legacy peripheral boards , all drive using old INTEL 8051 or 8096 controllers bus signals and timing.

We designed to use the IMX7 ALT4 configuration, where the EIM pins and register are in multiplexed mode.

In that way we need to emulate AD0-AD15 multiplexed address and data lines, as well RD# WR# ALE and CSx.

Note that we use the EIM-LBA_B signal as the ALE latch enable, and the EIM_OE as the RD# signal.

In the bus all A0-A15 was latched, and D0-D15 is the original AD0-AD15 multiplexed. Note the use of an external 74373 to latch address using LBA_B signal as ALE , going to external bus.

We need to generate the correct sequence and timing ALE CS WR/RD .

The attached schematics did not show the levels shifters, in sake of simplicity, but is necessary as the iMX7 is a 3.3V and the 8051 legacy bus 5V.

Please , inform if there is a application note or a more detailed guidelines on how to setup all EIM registers, and how to generate the correct timing on controls signals.

Thanks!

Mario Stefani

De: Yuri <admin@community.nxp.com>

Enviada em: quinta-feira, 16 de abril de 2020 23:55

Para: Mario A. Stefani <mario.stefani@opto.com.br>

Assunto: Re: - Re: How to setup EIM on iMX7 to emulate legacy INTEL bus

<https://community.freescale.com/resources/statics/1000/35400-NXP-Community-Email-banner-600x75.jpg> NXP Community

Re: How to setup EIM on iMX7 to emulate legacy INTEL bus

reply from Yuri Muhin <https://community.nxp.com/people/Yuri?et=watches.email.thread> in i.MX Processors - View the full discussion <https://community.nxp.com/message/1299603?commentID=1299603&et=watches.email.thread#comment-1299603>

0 Kudos

1,165 Views
Yuri
NXP Employee
NXP Employee

mario.stefani@opto.com.br 

Hello,

  We do not have app notes for the i.MX EIM, except, may be old app note AN2680
(EIM Asynchronous Timing Parameters), which may be used for i.MX7 only in general
sense.  


  https://www.nxp.com/docs/en/application-note/AN2680.pdf 
 
  Also section 9.7.7 (Typical Application) of the i.MX7 Reference Manual
(Rev. 1, 01/2018) provides useful examples.

  As for our case, the Multiplexed Address/Data Mode should be used, as shown
in Table 44 (EIM internal module multiplexing) of the i.MX7 Datasheet (IMX7DCEC,
Rev. 6, 03/2019).

https://www.nxp.com/docs/en/data-sheet/IMX7DCEC.pdf 

Regards,

Yuri.

0 Kudos