How to set i.MX6 IPU DI HSYNC polarity.

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

How to set i.MX6 IPU DI HSYNC polarity.

Jump to solution
1,032 Views
satoshishimoda
Senior Contributor I

Hi community,

I have a questoin about i.MX6SDL IPU.

I found IPU DI VSYNC polarity setting register in chapter 37.4.3 in IMX6SDLRM (Rev.1.).

However, I cannot the one for HSYNC polarity even though I checked not only IOMUX registers but also IPU registers.

So could you let me know how to set the HSYNC polarity?

Best Regards,

Satoshi Shimoda

Tags (1)
0 Kudos
1 Solution
652 Views
Yuri
NXP Employee
NXP Employee

  The signal waveforms of the i.MX6 IPU are programmed in software (microcode) way.

In particular, please look at subsection “Polarity generator” in section 38.4.10 “Display
Interface (DI)” of the i.MX6 SDL Reference Manual (RM).

Also please refer to bit filed “di0_polarity_i_1” in IPU_DI0_GENERAL register, which is

responsible for the DIx_PIN01- DIx_PIN07 general purpose synchronous pins,

mentioned in Table 66 (Video Signal Cross-Reference) of the Datasheet (IMX6SDLCEC).

DIx_PIN01 corresponds to di0_polarity_i_1 [bit 0]

DIx_PIN02 (HSYNC) corresponds to field di0_polarity_i_1 [bit 1] and e.t.c.

  Please look at section 38.5.193 [DI0 General Register (IPU_DI0_GENERAL)] of the RM.

View solution in original post

0 Kudos
1 Reply
653 Views
Yuri
NXP Employee
NXP Employee

  The signal waveforms of the i.MX6 IPU are programmed in software (microcode) way.

In particular, please look at subsection “Polarity generator” in section 38.4.10 “Display
Interface (DI)” of the i.MX6 SDL Reference Manual (RM).

Also please refer to bit filed “di0_polarity_i_1” in IPU_DI0_GENERAL register, which is

responsible for the DIx_PIN01- DIx_PIN07 general purpose synchronous pins,

mentioned in Table 66 (Video Signal Cross-Reference) of the Datasheet (IMX6SDLCEC).

DIx_PIN01 corresponds to di0_polarity_i_1 [bit 0]

DIx_PIN02 (HSYNC) corresponds to field di0_polarity_i_1 [bit 1] and e.t.c.

  Please look at section 38.5.193 [DI0 General Register (IPU_DI0_GENERAL)] of the RM.

0 Kudos