How to interpret the meaning of CSI-2 registers in i.MX8M?

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

How to interpret the meaning of CSI-2 registers in i.MX8M?

863 Views
bensonhuang
Contributor III

Hi,

From IMX8MDQLQRM.pdf (i.MX8M Applications Processors Reference Manual) page 5458, we can see the following registers for MIPI CSI-2.

pastedImage_1.png

But the explanation of these registers are not complete. We can't know if we encounter certain error case or not.

My questions are as below. Could somebody help to answer?

1. CSI2RX_BIT_ERR => What does the first status event mean? Does it mean IRQ status?

pastedImage_3.png

2. CSI2RX_IRQ_STATUS => How to interpret the bits of csi2rx_irq_status?

pastedImage_4.png

3. CSI2RX_PPI_ERRSOT_HS => How to interpret the bits of csi2rx_ppi_errsot_hs? Does HS mean high speed or hsync?

pastedImage_5.png

4. CSI2RX_PPI_ERRSOTSYNC_HS => How to interpret the bits of csi2rx_ppi_errsotsync_hs? Does HS mean high speed or hsync?

pastedImage_6.png

5. CSI2RX_PPI_ERRESC => How to interpret the bits of csi2rx_ppi_erresc?

pastedImage_7.png

6. CSI2RX_PPI_ERRSYNCESC => How to interpret the bits of csi2rx_ppi_errsyncesc?

pastedImage_8.png

7. CSI2RX_PPI_ERRCONTROL => How to interpret the bits of csi2rx_ppi_errcontrol?

pastedImage_9.pngh

Thanks!!

Labels (4)
2 Replies

614 Views
diegoadrian
NXP Employee
NXP Employee

I apologize for the late answer.

Are you still needing help?

Best Regards,

Diego

614 Views
joachimjaehn
Contributor III

i have exactly the same Question.

0 Kudos