How to config boot_cfg1 boot_cfg2 boot_cfg4

[guochgz]

Hello

        I am using i.MX6ULL (Y2CVM08AB) and Nand flash which is W29N01HV, and the nand datasheet please refer to the attachment.  According to the datasheet, I did that following configuration, but boot_cfg2 and boot_cfg4 , I have no idea, is there anyone can help me?  thanks！

Boot Device           CFG1 [7] CFG1 [6] CFG1 [5] CFG1 [4] CFG1 [3] CFG1 [2] CFG1 [1] CFG1 [0]

NAND - W29N01HV       1          0         0          1         0         0          0         1

Boot Device           CFG2 [7   CFG2 [6   CFG2 [5   CFG2 [4   CFG2 [3   CFG2 [2   CFG2 [1   CFG2 [0

?

Boot Device           CFG4 [7   CFG4 [6   CFG4 [5   CFG4 [4   CFG4 [3   CFG4 [2   CFG4 [1   CFG4 [0

?

[igorpadykov]

Hi 国承 张 

nand boot  CFG settings are described in Table 8-10. NAND boot eFUSE descriptions

i.MX 6ULL Applications Processor Reference Manual

Specific for this nand configuration can be found on p.13 nand its datasheet:
1 block= 64 pages, BOOT_CFG1[5:4] - Pages in block
4-cycles (Figure 6-1 Array Organization) , BOOT_CFG1[1:0] - Row address cycles
other BOOT_CFG can be left at default settings.

Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

[guochgz]

thanks very much！

about Row address cycles I have some more questions. 

4-cycles (Figure 6-1 Array Organization) , BOOT_CFG1[1:0] - Row address cycles,

do you means that BOOT_CFG1[1:0] is 10?  not 01? 2-cycles? 

thanks again for your confirmation.

[igorpadykov · Accepted solution]

seems you are right: Row address cycles = 2-cycles

Best regards
igor

[guochgz]

OK, thanks igor!