Hi Yuuki
duty cycle is not configurable but it can be improved
by using dividers as even numbers (preferably as 2**N) for both
LCDC pixel clock rate divider and LCDC_CLK (PER DIV7).
Also increasing drive strength of clock pad may slightly
improve waveform.
Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------