First time power on sequence of i.MX7D-SABRE

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

First time power on sequence of i.MX7D-SABRE

ソリューションへジャンプ
1,470件の閲覧回数
takayuki_ishii
Contributor V

Hello community,

In i.MX7D-SABRE, if 5VDC in and SW1 on, board will start up immediately.

We hope to keep OFF mode after SW1 on  and start boot up by pushed ONOFF button.

In Table 6-8. Power mode transitions of i.MX7 reference manual (IMX7DRM rev1),

It say that  "2. When button is pressed, 'state' goes ON,PMIC_ON_REQ goes '1'."

Does we can control by ONOFF button of first time power on sequence?

I already removed both R280 and R307 registers connect to PWRON pin of PMIC.

Best regards,

Ishii.

ラベル(2)
0 件の賞賛
返信
1 解決策
1,269件の閲覧回数
Yuri
NXP Employee
NXP Employee

Hello,

 

 

  After VDD_SNVS_IN is ON, PMIC_ON_REQ is asserted, therefore hardly

it is possible to avoid system start at the first time power on.

 

  Also, please take in account the following: it is highly recommended

to remove power (voltage source) to all components on the board in

the event of a processor reset. This avoids having to determine if a component

critical to rebooting the processor is in the necessary state to support

a reboot. Such devices as eMMC memory card (if the hardware RST_B pin

is not connected), SD Card (if the reset pin is not used to remove power to the

SD Card), QSPI, NOR, LPDDR2/3 memory may be left in improper state after

CPU reset.

 

 

Have a great day,

Yuri

 

------------------------------------------------------------------------------

Note: If this post answers your question, please click the Correct Answer

button. Thank you

元の投稿で解決策を見る

0 件の賞賛
返信
2 返答(返信)
1,270件の閲覧回数
Yuri
NXP Employee
NXP Employee

Hello,

 

 

  After VDD_SNVS_IN is ON, PMIC_ON_REQ is asserted, therefore hardly

it is possible to avoid system start at the first time power on.

 

  Also, please take in account the following: it is highly recommended

to remove power (voltage source) to all components on the board in

the event of a processor reset. This avoids having to determine if a component

critical to rebooting the processor is in the necessary state to support

a reboot. Such devices as eMMC memory card (if the hardware RST_B pin

is not connected), SD Card (if the reset pin is not used to remove power to the

SD Card), QSPI, NOR, LPDDR2/3 memory may be left in improper state after

CPU reset.

 

 

Have a great day,

Yuri

 

------------------------------------------------------------------------------

Note: If this post answers your question, please click the Correct Answer

button. Thank you

0 件の賞賛
返信
1,269件の閲覧回数
takayuki_ishii
Contributor V

Hello Yuri,

Thank you for your response.

I will answer it to my customer.

Best regards,

Ishii.

0 件の賞賛
返信