We got i.MX 8DXL A1 System from NXP in munich
It attached Micron (16-bit, LP42400, 1GB). I replaced it samsung memory "K4F4E164HD-THCL"
it's a 16-bt, LP4 2400, 0.5GB
So, I changed some parameters in RPA files.
Device Information | ||
SoC: | iMX8DXL | |
Memory type: | LPDDR4 | |
Manufacturer: | Micron | |
Memory part number: | MT53D512M16D1 | |
Density per channel per chip select (Gb)1: | 4 | |
Number of Channels (based on Bus Width)3 | 1 | |
Number of Chip Selects used2 | 1 | |
Total DRAM density (Gb) | 4 | |
Number of bits for ROW address2 | 16 | |
Number of bits for COLUMN address2 | 10 | |
Number of bits for BANK address2 | 3 | |
Number of BANKS2 | 8 | |
Bus Width | 16 | |
Clock Cycle Freq (MHz) | 1200 | |
Clock Cycle Time (ns) | 0.833333333 | |
DDRC0 Base Address (do not modify) | 5C000000 | |
PHY0 Base Address (do not modify) | 5C010000 |
after run stress test, It shows fail as below,
|
Also I tried to change row address from 16 to 15, 14 It that case shows as below as below
|
Hi Jongkyu
unfortunately i.MX8DXL processors are not publicly released yet and support
for them can be provided through local marketing channels.
Best regards
igor
What maximum density of LPDDR4 i.MX8 DXL supports, Please suggest the part number for 4GB density. [or More].