Do all i.MX6SDL chips have PXP?

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

Do all i.MX6SDL chips have PXP?

2,827件の閲覧回数
satoshishimoda
Senior Contributor I

Hi community,

I have a question about i.MX6SDL.

Please see Table 1 in IMX6SDLCEC (Rev.3), in this table, MCIMX6S5DVM10AB has no EPDC.

Then, how about PXP?

User cannot use PXP if i.MX6 has no EPDC? or can use PXP even if i.MX6 has no EPDC?

Actually, a user is using MCIMX6S5DVM10AB and the user cannot use PXP now because PXP is disabled by eFuse.

Best Regards,

Satoshi Shimoda

ラベル(2)
タグ(2)
7 返答(返信)

1,123件の閲覧回数
Yuri
NXP Employee
NXP Employee

The PXP is intended for scaling, color space conversion, alpha-blending,

rotation and can be used separately without the EPDC.

According to the recent i.MX6 Datasheets (rev. 3)  i.MX 6Solo / 6DualLite

Processors only for Consumer Products has embedded PXP.


Have a great day,

Yuri

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

1,123件の閲覧回数
satoshishimoda
Senior Contributor I

Hi Yuri,

Thank you for your reply.

> According to the recent i.MX6 Datasheets (rev. 3)  i.MX 6Solo / 6DualLite

> Processors only for Consumer Products has embedded PXP.

What sentence did you mentioned?

Best Regards,

Satoshi Shimoda

0 件の賞賛

1,123件の閲覧回数
Yuri
NXP Employee
NXP Employee

If we review all i.MX6 S/DL Datasheets (IMX6SDLAEC, IMX6SDLCEC, IMX6SDLIEC) - we can find,

that the PXP is mentioned only for IMX6SDLCEC.

0 件の賞賛

1,123件の閲覧回数
satoshishimoda
Senior Contributor I

Hi Yuri,

OK, I understand.

Then, do you know why MCIMX6S5DVM10AB PXP is disabled by eFuse (address = 0x430, bit 31)?

Best Regards,

Satoshi Shimoda

0 件の賞賛

1,123件の閲覧回数
Yuri
NXP Employee
NXP Employee

The IMX6SDLRM_rev_1_04_2013.pdf does not mention about PXP fuse (address = 0x430, bit 31).

0 件の賞賛

1,123件の閲覧回数
Alex_04
Contributor I

Hi,

Does MCIMX6S5EVM10AC has PXP[ Pixel Pipeline]?

In the u-boot command prompt , if I give md.w 0x20f0000  1 ,  it hangs.

Please help out to read and write into PXP Registers in u-boot level / Kernel Level.

Best Regards,

Alex

0 件の賞賛

1,123件の閲覧回数
Yuri
NXP Employee
NXP Employee

Alex,

The PXP is clearly stated in IMX6SDLCEC, which is Datasheet for MCIMX6S5EVM10AC.

But - looks like - it may be disabled on fuse level. Please check OCOTP_CFG2, bit 31.

(Address 0x021B_C430)

  

Regards,

Yuri.