Disable DDR pins or combine CS0 and CS1 pin.

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

Disable DDR pins or combine CS0 and CS1 pin.

Jump to solution
943 Views
tamotsu
Contributor V

Hi.

The Config-Tool can disable DDR pins. Can I set this programmatically?

Or can I set then CS1 pin to output the sameaddress as the CS0 pin?

Best regards.

0 Kudos
Reply
1 Solution
882 Views
Rita_Wang
NXP TechSupport
NXP TechSupport

I have checked your schematic that your design only support 16bit datas as you said only using Low DATA-BUS. You can not use the disable pins in the config tool, you can make design change in your next version board.

View solution in original post

0 Kudos
Reply
7 Replies
923 Views
Rita_Wang
NXP TechSupport
NXP TechSupport

Which product are you using?

0 Kudos
Reply
913 Views
tamotsu
Contributor V

Hi Rita_Wang.

I designed it using the i.MX7D SABRE circuit diagram as a refarence, but I changed the high DATA-BUS DDR CS0, CKE0 and ODT0 to CS1, CKE1 and ODT1.

I can't find a solution so I'm only using Low DATA-BUS DDR.

Can you please tell me if I can connect CS1 to CS0 using pin configuration? The CS1 pin can be disabled in the Config Tool.

Best regards.

 

0 Kudos
Reply
896 Views
Rita_Wang
NXP TechSupport
NXP TechSupport

Could you share your DDR section schemaitc to us? I need to check the design correctly first.

0 Kudos
Reply
888 Views
tamotsu
Contributor V

Hi Rita_Wang.

The DDR chematic is attached.

The incorrect signals are DDR_CS1, DDR_CKE1 and DDR_ODT1.

If I could make these high impedance (disabled) I would fix that with jumper wires.

Best regards.

0 Kudos
Reply
883 Views
Rita_Wang
NXP TechSupport
NXP TechSupport

I have checked your schematic that your design only support 16bit datas as you said only using Low DATA-BUS. You can not use the disable pins in the config tool, you can make design change in your next version board.

0 Kudos
Reply
877 Views
tamotsu
Contributor V

Hi Rita.

Thank you very much.

Since it can be disabled in the Config tool, I was hoping to be able to set the pin.

As it turns out it is not possible, I will fix it in the next update as advised.

Best regards.

0 Kudos
Reply
872 Views
Rita_Wang
NXP TechSupport
NXP TechSupport

You are welcome. 16bit DDR can work on your side.

0 Kudos
Reply
%3CLINGO-SUB%20id%3D%22lingo-sub-2148153%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3EDisable%20DDR%20pins%20or%20combine%20CS0%20and%20CS1%20pin.%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2148153%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EHi.%3C%2FP%3E%3CP%3E%3CSPAN%20class%3D%22%22%3E%3CSPAN%20class%3D%22%22%3EThe%20Config-Tool%20can%20disable%20DDR%20pins.%20Can%20I%20set%20this%20programmatically%3F%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FP%3E%3CP%3E%3CSPAN%20class%3D%22%22%3E%3CSPAN%20class%3D%22%22%3EOr%20can%20I%20set%20then%20CS1%20pin%20to%20output%20the%20sameaddress%20as%20the%20CS0%20pin%3F%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FP%3E%3CP%3EBest%20regards.%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2151903%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20Disable%20DDR%20pins%20or%20combine%20CS0%20and%20CS1%20pin.%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2151903%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EYou%20are%20welcome.%2016bit%20DDR%20can%20work%20on%20your%20side.%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2151893%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20Disable%20DDR%20pins%20or%20combine%20CS0%20and%20CS1%20pin.%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2151893%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EHi%20Rita.%3C%2FP%3E%3CP%3EThank%20you%20very%20much.%3C%2FP%3E%3CP%3E%3CSPAN%3ESince%20it%20can%20be%20disabled%20in%20the%20Config%20tool%2C%20I%20was%20hoping%20to%20be%20able%20to%20set%20the%20pin.%3C%2FSPAN%3E%3C%2FP%3E%3CP%3E%3CSPAN%3EAs%20it%20turns%20out%20it%20is%20not%20possible%2C%20I%20will%20fix%20it%20in%20the%20next%20update%20as%20advised.%3C%2FSPAN%3E%3C%2FP%3E%3CP%3E%3CSPAN%3EBest%20regards.%3C%2FSPAN%3E%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2151632%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20Disable%20DDR%20pins%20or%20combine%20CS0%20and%20CS1%20pin.%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2151632%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EI%20have%20checked%20your%20schematic%20that%20your%20design%20only%20support%2016bit%20datas%20as%20you%20said%20%3CSPAN%3Eonly%20using%20Low%20DATA-BUS%3C%2FSPAN%3E.%20You%20can%20not%20use%20the%20disable%20pins%20in%20the%20config%20tool%2C%20you%20can%20make%20design%20change%20in%20your%20next%20version%20board.%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2151241%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20Disable%20DDR%20pins%20or%20combine%20CS0%20and%20CS1%20pin.%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2151241%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EHi%20Rita_Wang.%3C%2FP%3E%3CP%3E%3CSPAN%3EThe%20DDR%20chematic%20is%20attached.%3C%2FSPAN%3E%3C%2FP%3E%3CP%3E%3CSPAN%3EThe%20incorrect%20signals%20are%20DDR_CS1%2C%20DDR_CKE1%20and%20DDR_ODT1.%3C%2FSPAN%3E%3C%2FP%3E%3CP%3E%3CSPAN%3EIf%20I%20could%20make%20these%20high%20impedance%20(disabled)%20I%20would%20fix%20that%20with%20jumper%20wires.%3C%2FSPAN%3E%3C%2FP%3E%3CP%3E%3CSPAN%3EBest%20regards.%3C%2FSPAN%3E%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2150863%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20Disable%20DDR%20pins%20or%20combine%20CS0%20and%20CS1%20pin.%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2150863%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3ECould%20you%20share%20your%20DDR%20section%20schemaitc%20to%20us%3F%20I%20need%20to%20check%20the%20design%20correctly%20first.%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2150521%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20Disable%20DDR%20pins%20or%20combine%20CS0%20and%20CS1%20pin.%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2150521%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EHi%20Rita_Wang.%3C%2FP%3E%3CP%3EI%20designed%20it%20using%20the%20i.MX7D%20SABRE%20circuit%20diagram%20as%20a%20refarence%2C%20but%20I%20changed%20the%20high%20DATA-BUS%20DDR%20CS0%2C%20CKE0%20and%20ODT0%20to%20CS1%2C%20CKE1%20and%20ODT1.%3C%2FP%3E%3CP%3E%3CSPAN%3EI%20can't%20find%20a%20solution%20so%20I'm%20only%20using%20Low%20DATA-BUS%20DDR.%3C%2FSPAN%3E%3C%2FP%3E%3CP%3E%3CSPAN%3E%3CSPAN%20class%3D%22%22%3E%3CSPAN%20class%3D%22%22%3ECan%20you%20please%20tell%20me%20if%20I%20can%20connect%20CS1%20to%20CS0%20using%20pin%20configuration%3F%3C%2FSPAN%3E%3C%2FSPAN%3E%3CSPAN%20class%3D%22%22%3E%3CSPAN%20class%3D%22%22%3E%20The%20CS1%20pin%20can%20be%20disabled%20in%20the%20Config%20Tool.%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FP%3E%3CP%3E%3CSPAN%3E%3CSPAN%20class%3D%22%22%3EBest%20regards.%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FP%3E%3CBR%20%2F%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2149945%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20Disable%20DDR%20pins%20or%20combine%20CS0%20and%20CS1%20pin.%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2149945%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EWhich%20product%20are%20you%20using%3F%3C%2FP%3E%3C%2FLINGO-BODY%3E