DDR3 Swapping data lines and yocto configuration

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

DDR3 Swapping data lines and yocto configuration

ソリューションへジャンプ
1,062件の閲覧回数
juanalbertogonz
Contributor II

Hi,  

we are working with a custom board, that implemented data lines swapping,  the note says target DDR IC register read value must be transposed according to the data line swapping.

Where should I look to set this transpose value into the yocto configuration? Or how this transpose  is configured?

0 件の賞賛
返信
1 解決策
1,046件の閲覧回数
jamesbone
NXP TechSupport
NXP TechSupport

There is no need for additional mapping or software reconfiguration, as

it is done automatically. Bit swapping is described in sect.3.5.1 Swapping data lines IMX6DQ6SDLHDG

 

元の投稿で解決策を見る

0 件の賞賛
返信
4 返答(返信)
1,039件の閲覧回数
igorpadykov
NXP Employee
NXP Employee

Hi juanalbertogonz

 

regarding " target DDR IC register read value must be transposed according to the data line swapping." -

this is needed for reading MR registers of ddr part. For DDR3(L) memories such reading is not

used. So this may be ignored for DDR3(L).

 

Best regards
igor

0 件の賞賛
返信
1,023件の閲覧回数
juanalbertogonz
Contributor II

Thanks for the answer

0 件の賞賛
返信
1,047件の閲覧回数
jamesbone
NXP TechSupport
NXP TechSupport

There is no need for additional mapping or software reconfiguration, as

it is done automatically. Bit swapping is described in sect.3.5.1 Swapping data lines IMX6DQ6SDLHDG

 

0 件の賞賛
返信
1,024件の閲覧回数
juanalbertogonz
Contributor II

Thanks for the answer

0 件の賞賛
返信