DDR physical size on imx6ull

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

DDR physical size on imx6ull

3,023 Views
jayebc
Contributor II

The DDR on imx6ull evalution board showing part number as D9SHD. How to figure it out what is the physical size of DDR. Could please help me in figuring out the size of DDR.

Thanks, Jaya

Labels (1)
10 Replies

2,435 Views
linda_zhang
Contributor IV

Hi, we are using Micron's DDR3 on our MYD-Y6ULX i.mx 6ul/6ull based board. I think the D9SHD is Micron's FBGA code which is used for tracking the chip. So the code might different for chips.

2,435 Views
jack_nie
Contributor I

Hi,  the board looks good for me, would it also come with a 4G module if I order the board?

0 Kudos
Reply

2,435 Views
linda_zhang
Contributor IV

No, the MYD-Y6ULX board comes with a 4G antenna but the 4G module is only as an option. The company has provided Linux driver and example for using Quectel EC20 LTE module on the board.

0 Kudos
Reply

2,435 Views
igorpadykov
NXP Employee
NXP Employee

Hi Jaya

one can look at i.MX6ULL EVK design files (schematic, BOM)

Schematics (1)
Design files, including hardware schematics, Gerbers, and OrCAD files.
MCIMX6ULL-EVK_DESIGNFILES
http://www.nxp.com/products/software-and-tools/software-development-tools/i.mx-software-and-tools/ev...

Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 Kudos
Reply

2,435 Views
jayebc
Contributor II

I have checked with the above part number in micron website (FBGA & Component Marking Decoder )it is showing as 256mb. 

But in U-boot it is showing as below.

---------

U-Boot 2017.03-nxp/imx_v2017.03_4.9.11_1.0.0_ga+ga2fea67 (Apr 24 2018 - 13:31:40 +0530)

CPU: Freescale i.MX6ULL rev1.0 at 396MHz
CPU: Commercial temperature grade (0C to 95C) at 37C
Reset cause: POR
Model: Freescale i.MX6 ULL 14x14 EVK Board
Board: MX6ULL 14x14 EVK
DRAM: 512 MiB

-------------

What are the code changes I need to do, so that it can display as the actual size i.e. 256MB in Uboot, for MT41K256M16TW(256MB) DDR chip. 

Could please help me in this regard. Waiting for your reply.

Thanks ,

Jaya

0 Kudos
Reply

2,435 Views
igorpadykov
NXP Employee
NXP Employee
0 Kudos
Reply

2,435 Views
jayebc
Contributor II

Hi Igor,

I have tried with given above images, still u-boot shows 512MB. 

See the below logs:

----------------------

U-Boot 2017.03-imx_v2017.03_4.9.11_1.0.0_ga+ga2fea67 (Sep 17 2017 - 15:09:34 -0500)
CPU:   Freescale i.MX6ULL rev1.0 at 396MHz
CPU:   Commercial temperature grade (0C to 95C) at 44C
Reset cause: POR
Model: Freescale i.MX6 ULL 14x14 EVK Board
Board: MX6ULL 14x14 EVK
DRAM:  512 MiB
NAND:  4096 MiB

--------------------------

What are the code changes I need to do, so that it can display as the actual size i.e. 256MB in Uboot, for MT41K256M16TW(256MB) DDR chip. 

 

Could you please help me.

Thanks,

Jaya

0 Kudos
Reply

2,435 Views
igorpadykov
NXP Employee
NXP Employee

Hi Jaya

for size of DDR one can look at uboot/include/configs/mx6ullevk.h

#define PHYS_SDRAM_SIZE

Best regards
igor

0 Kudos
Reply

2,435 Views
jayebc
Contributor II

Hi Igor,

I have already changed the value for PHYS_SDRAM_SIZE as 256 MB, but it is not updating from here for uboot.

See the below code from which the size of DDR is getting updated in u-boot. Could you please share me how to get 

ctl and misc values for  MT41K256M16TW(256MB) DDR chip. 

unsigned imx_ddr_size(void)
{
struct esd_mmdc_regs *mem = (struct esd_mmdc_regs *)MEMCTL_BASE;
unsigned ctl = readl(&mem->ctl);
unsigned misc = readl(&mem->misc);
int bits = 11 + 0 + 0 + 1; /* row + col + bank + width */

bits += ESD_MMDC_CTL_GET_ROW(ctl);
bits += col_lookup[ESD_MMDC_CTL_GET_COLUMN(ctl)];
bits += bank_lookup[ESD_MMDC_MISC_GET_BANK(misc)];
bits += ESD_MMDC_CTL_GET_WIDTH(ctl);
bits += ESD_MMDC_CTL_GET_CS1(ctl);

}

Could you please help me in this regard. This will be a great help as I am struck for long time in this.

Thanks ,

Jaya

0 Kudos
Reply

2,435 Views
igorpadykov
NXP Employee
NXP Employee

Hi Jaya

you can try to recheck memory settings generating ddr script, then rebuild uboot

i.MX6ULL_LPDDR2_Script_Aid 

put new settings to uboot/board/../mx6ullevk/imximage.cfg

Best regards
igor

0 Kudos
Reply