Clock source of i.MX6 HDMI TMDS and audio clock.

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

Clock source of i.MX6 HDMI TMDS and audio clock.

跳至解决方案
1,243 次查看
satoshishimoda
Senior Contributor I

Hi community,

I have a simple question about the clock source of i.MX6 HDMI TMDS and audio clock.

I guess the clock source of TMDS is video_27m_clk_root from PLL3 PFD1 and HDMI audio clock is regenerated from TMDS with N and CTS.

Is this correct?

Best Regards,

Satoshi Shimoda

标记 (1)
0 项奖励
回复
1 解答
904 次查看
igorpadykov
NXP Employee
NXP Employee

Hi Satoshi

I think yes, this is correct.

Best regards

igor

-----------------------------------------------------------------------------------------------------------------------

Note: If this post answers your question, please click the Correct Answer button. Thank you!

-----------------------------------------------------------------------------------------------------------------------

在原帖中查看解决方案

0 项奖励
回复
3 回复数
905 次查看
igorpadykov
NXP Employee
NXP Employee

Hi Satoshi

I think yes, this is correct.

Best regards

igor

-----------------------------------------------------------------------------------------------------------------------

Note: If this post answers your question, please click the Correct Answer button. Thank you!

-----------------------------------------------------------------------------------------------------------------------

0 项奖励
回复
904 次查看
satoshishimoda
Senior Contributor I

Hi Igor,

Thank you for your reply.

Then, would you let me know the tolerance of HDMI audio clock which is made by TMDS clock also?

(e.g. +- xx%)

Best Regards,

Satoshi Shimoda

0 项奖励
回复
904 次查看
igorpadykov
NXP Employee
NXP Employee

Hi Satoshi

please check

IMX6DQ6SDLHDG  Table 2-20. 24 MHz crystal tolerance guidelines

Best regards

igor