Cache line size for A7 in i.MX7D

cancel
Showing results for 
Search instead for 
Did you mean: 

Cache line size for A7 in i.MX7D

Jump to solution
458 Views
ko-hey
Senior Contributor II

Hi all

Could someone tell me the cache line size for A7 in i.MX7D ?

I read a reference manual and found only for M4.

pastedImage_1.png

Please tell me the size of cache line for A7 of i.MX7D.

Ko-hey

Labels (1)
0 Kudos
1 Solution
112 Views
Yuri
NXP TechSupport
NXP TechSupport

Hello

  from the  ARM Information Center :

 * instruction side cache line length of 32-bytes ;

 * data side cache line length of 64-bytes.

Have a great day,
Yuri

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

View solution in original post

0 Kudos
2 Replies
113 Views
Yuri
NXP TechSupport
NXP TechSupport

Hello

  from the  ARM Information Center :

 * instruction side cache line length of 32-bytes ;

 * data side cache line length of 64-bytes.

Have a great day,
Yuri

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

View solution in original post

0 Kudos
112 Views
ko-hey
Senior Contributor II

Hello 

Thank you for support.

I found it in technical reference manual too.

Cortex-A7 MPCore Revision: r0p3 Technical Reference Manual 

L1: instruction side cache line length of 32-bytes

      data side cache line length of 64-bytes

L2: fixed line length of 64 bytes

Ko-hey