CSI1 and CSI0 with MX6S

[martinbachmann]

Is it possible to synchronously receive on both parallel camera inputs (CSI0 and CSI1) with i.MX6 Single Core?

We like to develop a custom board with two Aptina MT9V034. Each are connected to a CSI parallel port of a MX6 single core. The cameras are triggered at the same time. The data should then be written to the DDR memory (no processing in IPU). Is that possible with the single core? I found no restrictions in the reference manual.

[vladislavkaluts]

Hello Martin

Did you finish implementation of mt9v034 driver for mxc platform?

Could you help me with that?

Best regards,

Vlad.

[igorpadykov]

Hi Martin

internally there is no hardware ability for IPU synchronization between CSI ports.

Seems all sensors clocks should be the same (synchronous), for obtaining

synchronization between sensors data flows. IPU CSI ports works independently

from each other.

Best regards

igor

-----------------------------------------------------------------------------------------------------------------------

Note: If this post answers your question, please click the Correct Answer button. Thank you!

-----------------------------------------------------------------------------------------------------------------------

[martinbachmann]

Hi Igor

This Aptina sensors are Global Shutter sensors which are triggered by a gpio pin. Only the image capturing have to be synchronously. If one sensor sends its data faster, it doesn't matter.

I only want to write the data into the memory.

So you think the IPU is able to receive pixel streams from both sensors at the same time?

Thank you

Martin

[igorpadykov · Accepted solution]

Hi Martin

yes they can receive pixel streams from both sensors at the same time

and write to memory, since both CSI work independently from each other.

Best regards

igor