Break at address "0x0" with no debug information available, or outside of program code.

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

Break at address "0x0" with no debug information available, or outside of program code.

4,832 Views
SAKK
Contributor I

I have updated lpspi (5CHs)pin Mux and configs in pin_mux.c using config tool in app i called BOARD_InitPins() the control is not getting out of the function! it stuck somewhere,  with the following error

SAKK_1-1630055362026.png

  • PC value is in some loop !

SAKK_0-1630055280657.png

  • Register status :

SAKK_2-1630055672266.png

  • Debug Message 

MCUXpresso IDE RedlinkMulti Driver v11.3 (Jan 11 2021 16:41:13 - crt_emu_cm_redlink build 9)
Found chip XML file in C:/Users/1979469/git/Genral_SPI/SourceCode/Debug\MIMXRT1176xxxxx.xml
Reconnected to existing LinkServer process.
============= SCRIPT: RT1170_connect_M7_wake_M4.scp =============
RT1170 Connect M7 and Wake M4 Script
DpID = 6BA02477
APID = 0x84770001
Releasing M4
View cores on the DAP AP
DpID = 6BA02477
TAP 0: 6BA02477 Core 0: M7 APID: 84770001 ROM Table: E00FD003*
============= END SCRIPT ========================================
Probe Firmware: CMSIS-DAP (ARM)
Serial Number: 02440000082d91d500000000000000000000000097969905
VID:PID: 0D28:0204
USB Path: \\?\hid#vid_0d28&pid_0204&mi_03#7&2240949e&0&0000#{4d1e55b2-f16f-11cf-88cb-001111000030}
Using memory from core 0 after searching for a good core
debug interface type = CoreSight DP (DAP DP ID 6BA02477) over SWD TAP 0
processor type = Cortex-M7 (CPU ID 00000C27) on DAP AP 0
number of h/w breakpoints = 8
number of flash patches = 0
number of h/w watchpoints = 4
Probe(0): Connected&Reset. DpID: 6BA02477. CpuID: 00000C27. Info: <None>
Debug protocol: SWD. RTCK: Disabled. Vector catch: Disabled.
Content of CoreSight Debug ROM(s):
RBASE E00FD000: CID B105100D PID 000008E88C ROM (type 0x1)
ROM 1 E00FE000: CID B105100D PID 04000BB4C8 ROM (type 0x1)
ROM 2 E00FF000: CID B105100D PID 04000BB4C7 ROM (type 0x1)
ROM 3 E000E000: CID B105E00D PID 04000BB00C Gen SCS (type 0x0)
ROM 3 E0001000: CID B105E00D PID 04000BB002 Gen DWT (type 0x0)
ROM 3 E0002000: CID B105E00D PID 04000BB00E Gen (type 0x0)
ROM 3 E0000000: CID B105E00D PID 04000BB001 Gen ITM (type 0x0)
ROM 2 E0041000: CID B105900D PID 04001BB975 CSt ARM ETMv4.0 type 0x13 Trace Source - Core
ROM 2 E0042000: CID B105900D PID 04004BB906 CSt type 0x14 Debug Control - Trigger, e.g. ECT
ROM 1 E0043000: CID B105900D PID 04001BB908 CSt CSTF type 0x12 Trace Link - Trace funnel/router
NXP: MIMXRT1176xxxxx
DAP stride is 1024 bytes (256 words)
XML Error - no license-type XML file 'crt_common.xme' on path.
note - part information contained no product license-type data
Inspected v.2 External Flash Device on SPI using SFDP JEDEC ID MIMXRT1170_SFDP_QSPI.cfx
Image 'iMXRT1170_FlexSPI_SFDP_QSPI Dec 17 2020 10:05:32'
Opening flash driver MIMXRT1170_SFDP_QSPI.cfx
Sending VECTRESET to run flash driver
Flash variant 'JEDEC_FlexSPI_Device' detected (16MB = 256*64K at 0x30000000)
Closing flash driver MIMXRT1170_SFDP_QSPI.cfx
Connected: was_reset=true. was_stopped=false
Awaiting telnet connection to port 3330 ...
GDB nonstop mode enabled
FreeRTOS stack backtrace is disabled in Non-stop mode (use All-stop)
Opening flash driver MIMXRT1170_SFDP_QSPI.cfx (already resident)
Sending VECTRESET to run flash driver
Flash variant 'JEDEC_FlexSPI_Device' detected (16MB = 256*64K at 0x30000000)
Writing 64228 bytes to address 0x30000000 in Flash
Sectors written: 0, unchanged: 1, total: 1
Erased/Wrote sector 0-0 with 64228 bytes in 25msec
Closing flash driver MIMXRT1170_SFDP_QSPI.cfx
Flash Write Done
Flash Program Summary: 64228 bytes in 0.03 seconds (2508.91 KB/sec)
============= SCRIPT: RT1170_reset.scp =============
SYSTEM Reset
DpID = 6BA02477
TAP 0: 6BA02477 Core 0: M7 APID: 84770001 ROM Table: E00FD003*
TAP 0: 6BA02477 AP 1: APID: 24770011 ROM Table: E00FF003
TAP 0: 6BA02477 AP 2: APID: 54770002 ROM Table: 00000002
APID = 0x84770001
Setting M4 spin code
Setting M4 clock
Resetting M4 core
Releasing M4
View cores on the DAP AP
DpID = 6BA02477
TAP 0: 6BA02477 Core 0: M7 APID: 84770001 ROM Table: E00FD003*
TAP 0: 6BA02477 Core 1: M4 APID: 24770011 ROM Table: E00FF003
R15 = 0x00223104
Vector table SP/PC is the reset context.
PC = 0x300024E1
SP = 0x20040000
XPSR = 0x01000000
VTOR = 0x30002000
============= END SCRIPT ===========================
Stopped: Breakpoint #1
Stopped: Step
Stopped: Breakpoint #3
Stopped: Step
Stopped: Step
Stopped: Step
Stopped: Breakpoint #1
Stopped: Step
Stopped: Breakpoint #3
Stopped: Breakpoint #1
Stopped: Step
Stopped: Unknown

 

please let me know if you any solutions for this, thanks 

Labels (1)
0 Kudos
4 Replies

4,776 Views
jeremyzhou
NXP Employee
NXP Employee

Hi,
Thanks for your reply and clarification.
After importing the evkmimxrt1170_lpspi_edma_b2b_transfer_master_cm7 demo in the MCUXpresso, I add the pin initialization of the LPSPI3 in the BOARD_InitPins(), it doesn't encounter the above phenomenon during debugging the demo.

jeremyzhou_0-1630551485792.png

Have a great day,
TIC

-------------------------------------------------------------------------------
Note:
- If this post answers your question, please click the "Mark Correct" button. Thank you!

 

- We are following threads for 7 weeks after the last post, later replies are ignored
Please open a new thread and refer to the closed one, if you have a related question at a later point in time.
-------------------------------------------------------------------------------

0 Kudos

4,814 Views
SAKK
Contributor I

I figured out the problem i think can't use the LPSPI2 -LPSPI5 in EVK-MIMRT1170 only LPSPI1 and LPSPI6 pin_mux and Cfg is working !

i could see that in schematic spi1 and 6 is interfaced to Arduino pins 

any work around to use all the SPI peripherals ?

0 Kudos

4,796 Views
jeremyzhou
NXP Employee
NXP Employee

Hi,
Thank you for your interest in NXP Semiconductor products and for the opportunity to serve you.
Before answering your question, I'd like to know which demo project you tested with, in addition, whether you just modify the pin configuration of the LPSPI module, if not, I was wondering if you can introduce the code modifications in detail.
Have a great day,
TIC

-------------------------------------------------------------------------------
Note:
- If this post answers your question, please click the "Mark Correct" button. Thank you!

 

- We are following threads for 7 weeks after the last post, later replies are ignored
Please open a new thread and refer to the closed one, if you have a related question at a later point in time.
-------------------------------------------------------------------------------

0 Kudos

4,780 Views
SAKK
Contributor I

evkmimxrt1170_lpspi_edma_b2b_transfer_master_cm7

0 Kudos