After Change the LPDDR4 Freq get "Synchronous Abort" handler, esr 0x96000000 Error

[shangregister]

Hi all

After Change the LPDDR4 Freq to 2000Mhz get  "Synchronous Abort" handler, esr 0x96000000 Error

U-Boot SPL 2018.03 (Sep 30 2019 - 16:01:28 +0800)
PMIC: PFUZE100 ID=0x10
DDRINFO: start lpddr4 ddr init
DRAM PHY training for 2000MTS
check ddr4_pmu_train_imem code
check ddr4_pmu_train_imem code pass
check ddr4_pmu_train_dmem code
check ddr4_pmu_train_dmem code pass
Training PASS
DRAM PHY training for 400MTS
check ddr4_pmu_train_imem code
check ddr4_pmu_train_imem code pass
check ddr4_pmu_train_dmem code
check ddr4_pmu_train_dmem code pass
Training PASS
DRAM PHY training for 2000MTS
check ddr4_pmu_train_imem code
check ddr4_pmu_train_imem code pass
check ddr4_pmu_train_dmem code
check ddr4_pmu_train_dmem code pass
Training PASS
DDRINFO:ddrphy calibration done
DDRINFO: ddrmix config done
Normal Boot
Trying to boot from USB SDP
"Synchronous Abort" handler, esr 0x96000000
elr: 00000000007e5778 lr : 00000000007e56d0
x0 : 00400000000a05d1 x1 : 00400000422a0600
x2 : 0000000042200010 x3 : 00000000007fb9b0
x4 : 00000000fffffff6 x5 : 00000000000f0048
x6 : 0000000000000002 x7 : 00000000007f5400
x8 : 0000000000185c40 x9 : 0000000000000002
x10: 000000000000000d x11: 00000000ffffffd0
x12: 000000000001869f x13: 0000000000000040
x14: 00000000303100f0 x15: 00000000ffffffff
x16: 0000000000000033 x17: 0000000000000000
x18: 0000000000185e40 x19: 0000000000000030
x20: 0000000000000040 x21: 0000000042200030
x22: 0000000000000390 x23: 0000000000000387
x24: 00000000007f3178 x25: 00000000007f3160
x26: 00000000deadbeef x27: 0000000000000000
x28: 00000000000000f0 x29: 0000000000185cc0

Resetting CPU ...

i gen 'lpddr4_timing.c'  with mscale DDR tools v2.1 and build with uboot .But i get the Error?? Why??

Some Freq is working like 1600Mhz,1200Mhz and some Freq not work like above.

Hanson

[igorpadykov]

Hi Hanson

recommended to try latest software from below link (Linux 4.14.98_2.0.0, including uboot)

i.MX Software | NXP 

The latest BSP can identify silicon revision to choose correct DDR frequency points.

Errors on high frequencies may point to layout issues so one can recheck guideliens given in

i.MX8M Hardware Developer’s Guide

Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

[shangregister]

but how to clone Code Aurora git repositories ??so many release

[igorpadykov]

Linux L4.14.98_2.1.0

linux-imx - i.MX Linux kernel 

uboot imx_v2018.03_4.14.98_2.1.0_ga

uboot-imx - i.MX U-Boot 

Best regards
igor

[shangregister]

i using 4.14.98_2.1.0_ga Uboot still same issue  "Synchronous Abort" handler, esr 0x96000000 Error

[shangregister]

i solve the problem it also need to modify ddrphy_utils.c and clock_imx8mq.c. add the case for more freq setting.

[传策薛]

why change LPDDR4 Freq? is there any benefits？

[igorpadykov]

suggest to recheck board layout and make simulation at high frequencies.

Best regards
igor

[shangregister]

thank

i downloaded the Linux L4.14.98_2.1.0 but can not find imx8mq deconfig to build.

[igorpadykov]

please use Yocto Guide included in Linux L4.14.98_2.0.0 Documentation

Best regards
igor