About the behavior of the CS assertion period with the DTACK mode for EIM

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

About the behavior of the CS assertion period with the DTACK mode for EIM

Jump to solution
1,051 Views
yuuki
Senior Contributor II

Dear all,

We have a question about the CS assertion period with the DTACK mode for EIM.

We use i.MX6Solo.

We set EIM as follows.

RWSC=28clk / RCSA=0clk / RSCN=3clk / DAP=0(Active H) / DAPS=0(3clk)

1clk=10ns

When DTACK signal becomes active after CS was asserted, CS assertion time is extended for waiting time of DTACK.

Is this behavior right?

DTACK.png

Best Regards,

Yuuki

Labels (1)
Tags (3)
0 Kudos
1 Solution
920 Views
Yuri
NXP Employee
NXP Employee

Hello,

as for "CS assertion period is extended for DTACK wait period" :

This is the correct operation for EIM bus

Regards,

Yuri.

View solution in original post

0 Kudos
6 Replies
920 Views
Yuri
NXP Employee
NXP Employee

Hello,

  CS assertion / negation timings are configured via the RCSA and RSCN bit fields ;

it is not affected by DTACK options.


Have a great day,
Yuri

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 Kudos
920 Views
yuuki
Senior Contributor II

Dear Yuri-san,

Thank you for your support.

"CS assertion / negation timings are configured via the RCSA and RSCN bit fields ;
it is not affected by DTACK options."
=>
I understood that CS assertion period should be 25clk regardless of DTACK wait time.

However, The CS assertion period becomes "25clk+DTACK wait time", not 25clk.
I do not understand the reason why CS assertion period is extended.

Would you tell me the register field which we should confirm?

May I have advice?

Best Regards,
Yuuki

0 Kudos
920 Views
Yuri
NXP Employee
NXP Employee

Hi,

is it possible to look at waveforms of both "25clk+DTACK wait time", and  "25clk" configuration ?

Regards,

Yuri.

0 Kudos
920 Views
yuuki
Senior Contributor II

Dear Yuri-san,

Thank you for your support.

We cannot send an actual wave form to you immediately.

We want to know whether the following is right operation as a design.

"CS assertion period is extended for DTACK wait period."

Best Regards,

Yuuki

0 Kudos
921 Views
Yuri
NXP Employee
NXP Employee

Hello,

as for "CS assertion period is extended for DTACK wait period" :

This is the correct operation for EIM bus

Regards,

Yuri.

0 Kudos
920 Views
Yuri
NXP Employee
NXP Employee

Hello,

I do not see explict mentions about "CS assertion period is extended for

DTACK wait period". Let me forward it to the team

Regards,

Yuri.

internal link :

CS timigs in DTACK mode.

0 Kudos