About a period of Sync Time of DTACK access of i.MX6

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

About a period of Sync Time of DTACK access of i.MX6

ソリューションへジャンプ
1,118件の閲覧回数
yuuki
Senior Contributor II

Dear all,

We connect an outside device to IM_CS0 of Ei.MX6.

We want to use DTACK access.

We want to know the timing of the access end.

We refer to the following figure.

In these figures, the timing is listed as "Sync Time".

What defines "Sync Time"?


IMX6DQRM.pdf(Rev2):
- 22.8.11 DTACK Mode - AXI Single Access
    Figure 22-15 / Figure 22-16 / Figure 22-17

- 22.8.12 DTACK Mode - AXI Single Write Access
    Figure 22-18

- 22.8.13 DTACK Mode - AXI Burst Access
    Figure 22-19

May I have advice?

Best Regards,
Yuuki

ラベル(1)
タグ(5)
0 件の賞賛
返信
1 解決策
982件の閲覧回数
igorpadykov
NXP Employee
NXP Employee

Hi Yuuki

"Sync Time" is time (2 ACLK cycles for synchronization of internal

circuits)  needed for EIM to recognize valid DTACK level, in particular

it is mentioned in IMX6DQCEC MAXDTI definition.

Best regards

igor

-----------------------------------------------------------------------------------------------------------------------

Note: If this post answers your question, please click the Correct Answer button. Thank you!

-----------------------------------------------------------------------------------------------------------------------

元の投稿で解決策を見る

0 件の賞賛
返信
1 返信
983件の閲覧回数
igorpadykov
NXP Employee
NXP Employee

Hi Yuuki

"Sync Time" is time (2 ACLK cycles for synchronization of internal

circuits)  needed for EIM to recognize valid DTACK level, in particular

it is mentioned in IMX6DQCEC MAXDTI definition.

Best regards

igor

-----------------------------------------------------------------------------------------------------------------------

Note: If this post answers your question, please click the Correct Answer button. Thank you!

-----------------------------------------------------------------------------------------------------------------------

0 件の賞賛
返信