About PWM software reset time in i.MX6DQ.

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

About PWM software reset time in i.MX6DQ.

跳至解决方案
925 次查看
keitanagashima
Senior Contributor I

Dear All,

Hello. I have a question about PWM software reset time in i.MX6DQ.

Refer to 51.7.1 PWM Control Register (PWMx_PWMCR) in i.MX6DQRM(Rev.3).

"SWR bit" : PWM is reset when this bit is set to 1. It is a self clearing bit.

How long the reset period from SWR=1 to SWR=0 at the worst time?

Best Regards,

Keita

标签 (3)
0 项奖励
回复
1 解答
857 次查看
gusarambula
NXP TechSupport
NXP TechSupport

Hello Keita Nagashima,

I couldn’t find this value on the documentation.

However, if you see section 51.7.5 (PWMx_PWMPR) of the i.MX6 DQ Reference Manual (rev. 3) the lower limit of the PWM is two clock cycles so I would expect the software reset to take around two clock cycles to reset the registers.

在原帖中查看解决方案

0 项奖励
回复
1 回复
858 次查看
gusarambula
NXP TechSupport
NXP TechSupport

Hello Keita Nagashima,

I couldn’t find this value on the documentation.

However, if you see section 51.7.5 (PWMx_PWMPR) of the i.MX6 DQ Reference Manual (rev. 3) the lower limit of the PWM is two clock cycles so I would expect the software reset to take around two clock cycles to reset the registers.

0 项奖励
回复