About PWM software reset time in i.MX6DQ.

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

About PWM software reset time in i.MX6DQ.

ソリューションへジャンプ
929件の閲覧回数
keitanagashima
Senior Contributor I

Dear All,

Hello. I have a question about PWM software reset time in i.MX6DQ.

Refer to 51.7.1 PWM Control Register (PWMx_PWMCR) in i.MX6DQRM(Rev.3).

"SWR bit" : PWM is reset when this bit is set to 1. It is a self clearing bit.

How long the reset period from SWR=1 to SWR=0 at the worst time?

Best Regards,

Keita

ラベル(3)
0 件の賞賛
返信
1 解決策
861件の閲覧回数
gusarambula
NXP TechSupport
NXP TechSupport

Hello Keita Nagashima,

I couldn’t find this value on the documentation.

However, if you see section 51.7.5 (PWMx_PWMPR) of the i.MX6 DQ Reference Manual (rev. 3) the lower limit of the PWM is two clock cycles so I would expect the software reset to take around two clock cycles to reset the registers.

元の投稿で解決策を見る

0 件の賞賛
返信
1 返信
862件の閲覧回数
gusarambula
NXP TechSupport
NXP TechSupport

Hello Keita Nagashima,

I couldn’t find this value on the documentation.

However, if you see section 51.7.5 (PWMx_PWMPR) of the i.MX6 DQ Reference Manual (rev. 3) the lower limit of the PWM is two clock cycles so I would expect the software reset to take around two clock cycles to reset the registers.

0 件の賞賛
返信