About IPU clock source in i.MX6DQ.

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

About IPU clock source in i.MX6DQ.

ソリューションへジャンプ
1,210件の閲覧回数
keitanagashima
Senior Contributor I

Dear Sir or Madam,

Hello.

Refer to Figure 18-8. Serial clock generation (Page.828) in MCIMX6DQRM(Rev.2).

I couldn't find the clock source of "ipp_di0_clk" & "ipp_di1_clk".

Is it external clock? And, please tell me the PAD which input the clock for IPU.

Best Regards,

Keita

ラベル(5)
0 件の賞賛
返信
1 解決策
879件の閲覧回数
igorpadykov
NXP Employee
NXP Employee

Hi Keita

according to internal CQ (CT 44041259) design showed the following information:

for the ipp_di0_clk:
Alt2 of pin EIM_DA14 weim.WEIM_DA_A[14] ipu1.DI1_D1_CS ccm.DI0_EXT_CLK

for the ipp_di1_clk:
ALT2 of Pin EIM_DA13 weim.WEIM_DA_A[13] ipu1.DI1_D0_CS ccm.DI1_EXT_CLK
or
ALT2 of Pin EIM_EB2 weim.WEIM_EB[2] ecspi1.SS0 ccm.DI1_EXT_CLK


Best regards

igor

-----------------------------------------------------------------------------------------------------------------------

Note: If this post answers your question, please click the Correct Answer button. Thank you!

-----------------------------------------------------------------------------------------------------------------------

元の投稿で解決策を見る

0 件の賞賛
返信
6 返答(返信)
880件の閲覧回数
igorpadykov
NXP Employee
NXP Employee

Hi Keita

according to internal CQ (CT 44041259) design showed the following information:

for the ipp_di0_clk:
Alt2 of pin EIM_DA14 weim.WEIM_DA_A[14] ipu1.DI1_D1_CS ccm.DI0_EXT_CLK

for the ipp_di1_clk:
ALT2 of Pin EIM_DA13 weim.WEIM_DA_A[13] ipu1.DI1_D0_CS ccm.DI1_EXT_CLK
or
ALT2 of Pin EIM_EB2 weim.WEIM_EB[2] ecspi1.SS0 ccm.DI1_EXT_CLK


Best regards

igor

-----------------------------------------------------------------------------------------------------------------------

Note: If this post answers your question, please click the Correct Answer button. Thank you!

-----------------------------------------------------------------------------------------------------------------------

0 件の賞賛
返信
879件の閲覧回数
keitanagashima
Senior Contributor I

Hi Igor,

Thank you for your reply.

i.e. "ipp_di0_clk" & "ipp_di1_clk" are able to select and use as external clock from above PADs, aren't it?

(Is previous your answer mistake? It has already removed.)

Best Regards,

Keita

0 件の賞賛
返信
879件の閲覧回数
igorpadykov
NXP Employee
NXP Employee

Hi Keita

yes "ipp_di0_clk" & "ipp_di1_clk" are able to select and use as external clock from above PADs,

I rechecked internal community where found last answer.


Best regards

igor


879件の閲覧回数
keitanagashima
Senior Contributor I

Hi Igor,

Thank you for your prompt checking.

I couldn't find these description in reference manual.

Will you have plan to describe these IOMUX setting?

Best Regards,

Keita

0 件の賞賛
返信
879件の閲覧回数
igorpadykov
NXP Employee
NXP Employee

Hi Keita

I can give you link to that internal community

(please create service request for that), on that link

there was description that this will be added to RM.

Sorry, I can not give date.


Best regards

igor

0 件の賞賛
返信
879件の閲覧回数
keitanagashima
Senior Contributor I

Hi Igor,

>I can give you link to that internal community

Thank you very much!

>Sorry, I can not give date.

OK. No problem.


Best Regards,

Keita


0 件の賞賛
返信