About AUD_TXFS PAD state in i.MX6SL.

cancel
Showing results for 
Search instead for 
Did you mean: 

About AUD_TXFS PAD state in i.MX6SL.

Jump to solution
381 Views
keitanagashima
Senior Contributor I

Dear Sir or Madam,

External Pull down resistor was connected "AUD_TXFS" pad (H21) in i.MX6SL.

The default pad's state is Input Keeper, but the pad's state was seen as "High" before uboot processing.

Is it possible to keep the pad's state "Low" from power-on to Kernel operation?

Best Regards,

Keita

Labels (1)
0 Kudos
1 Solution
99 Views
Yuri
NXP TechSupport
NXP TechSupport

Hi,

  Perhaps the problem is concerned with general power up issue,

when during short period of stabilization states of pins are not defined,

and - moreover - some GPIOs may be actively driven. 

Regards,

Yuri.

View solution in original post

0 Kudos
8 Replies
99 Views
keitanagashima
Senior Contributor I

Hello. Yuri,

> is it possible to look at the schematic (via request) ?

Yes, possible.

But, I'd like to send it by secure transfer.

Could you tell me your e-mail address?

Best Regards,

Keita

0 Kudos
99 Views
Yuri
NXP TechSupport
NXP TechSupport

my E-mail :

Yuri.Muhin@nxp.com

~Yuri.

0 Kudos
99 Views
Yuri
NXP TechSupport
NXP TechSupport

Hello,

  You may try 1K Ohm pull down resistor, but - first - please check

if the high level on the aud_txfs pin is not produced by an external circuit.

Have a great day,
Yuri

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 Kudos
99 Views
keitanagashima
Senior Contributor I

Hi Yuri,

Hello. Thank you for your reply.

We put the 1K Ohm pull down register, but the result wasn't solved. (The voltage level decrease a little.)

Do you have other idea?

(Or, does it set "AUD_TXFS" to High in iROM?)

Best Regards,

Keita

0 Kudos
100 Views
Yuri
NXP TechSupport
NXP TechSupport

Hi,

  Perhaps the problem is concerned with general power up issue,

when during short period of stabilization states of pins are not defined,

and - moreover - some GPIOs may be actively driven. 

Regards,

Yuri.

View solution in original post

0 Kudos
99 Views
keitanagashima
Senior Contributor I

Hi Yuri,


Thank you for your reply.

Is it possible to avoid this phenomenon? (impossible?)

Best Regards,

Keita

0 Kudos
99 Views
Yuri
NXP TechSupport
NXP TechSupport

Hi,

> Is it possible to avoid this phenomenon? (impossible?)

I am afraid - no. Nevertheless, please check i.MX6 power up sequence.

Regards,

Yuri.

0 Kudos
99 Views
Yuri
NXP TechSupport
NXP TechSupport

Hello, Keita !

is it possible to look at the schematic (via request) ?

Regards,

Yuri.

0 Kudos