方框图内描述 ESAI x1 但未在引脚描述内找到关于ESAI配置情况
Hi,
See below, please!
(1) CSI_DATA00-->ESAI_TX_HF_CLK
Register: IOMUXC_SW_MUX_CTL_PAD_CSI_DATA00
(2)CSI_DATA01-->ESAI_RX_HF_CLK
Register: IOMUXC_SW_MUX_CTL_PAD_CSI_DATA01
(3)CSI_DATA02-->ESAI_RX_FS
register: IOMUXC_SW_MUX_CTL_PAD_CSI_DATA02
(4)CSI_DATA03-->ESAI_RX_CLK
register: IOMUXC_SW_MUX_CTL_PAD_CSI_DATA03
(5)CSI_DATA04-->ESAI_TX_FS
Register: IOMUXC_SW_MUX_CTL_PAD_CSI_DATA04
(6)CSI_DATA05-->ESAI_TX_CLK
register: IOMUXC_SW_MUX_CTL_PAD_CSI_DATA05
(7)CSI_DATA06-->ESAI_TX5_RX0
Register: IOMUXC_SW_MUX_CTL_PAD_CSI_DATA06
(8)CSI_DATA07-->ESAI_TX0
Register: IOMUXC_SW_MUX_CTL_PAD_CSI_DATA07
(9)CSI_HSYNC-->ESAI_TX1
Register: IOMUXC_SW_MUX_CTL_PAD_CSI_HSYNC
(10)CSI_MCLK-->ESAI_TX3_RX2
Register: IOMUXC_SW_MUX_CTL_PAD_CSI_MCLK
(11)CSI_PIXCLK-->ESAI_TX2_RX3
register: IOMUXC_SW_MUX_CTL_PAD_CSI_PIXCLK
(12)CSI_VSYNC-->ESAI_TX4_RX1
register: IOMUXC_SW_MUX_CTL_PAD_CSI_VSYNC
Total ESAI signals is 12.
Have a nice day!
BR,
Weidong
THX
-原始邮件-
发件人: "weidong.sun"<admin@community.nxp.com>
发送时间: 2020年1月14日(周二) 中午12:07
收件人: "xin zhou"<djyqz@qq.com>;
主题: Re: - Re: 关于 i.MX 6ULL ESAI问题
NXP Community
Re: 关于 i.MX 6ULL ESAI问题
reply from Wigros Sun in i.MX Processors - View the full discussion
Hi,
See below, please!
https://community.nxp.com/servlet/JiveServlet/downloadImage/2-1254867-297212/pastedImage_1.png
(1) CSI_DATA00-->ESAI_TX_HF_CLK
Register: IOMUXC_SW_MUX_CTL_PAD_CSI_DATA00
https://community.nxp.com/servlet/JiveServlet/downloadImage/2-1254867-297213/pastedImage_2.png
(2)CSI_DATA01-->ESAI_RX_HF_CLK
Register: IOMUXC_SW_MUX_CTL_PAD_CSI_DATA01
https://community.nxp.com/servlet/JiveServlet/downloadImage/2-1254867-297214/pastedImage_3.png
(3)CSI_DATA02-->ESAI_RX_FS
register: IOMUXC_SW_MUX_CTL_PAD_CSI_DATA02
https://community.nxp.com/servlet/JiveServlet/downloadImage/2-1254867-297215/pastedImage_4.png
(4)CSI_DATA03-->ESAI_RX_CLK
register: IOMUXC_SW_MUX_CTL_PAD_CSI_DATA03
https://community.nxp.com/servlet/JiveServlet/downloadImage/2-1254867-297216/pastedImage_5.png
(5)CSI_DATA04-->ESAI_TX_FS
Register: IOMUXC_SW_MUX_CTL_PAD_CSI_DATA04
https://community.nxp.com/servlet/JiveServlet/downloadImage/2-1254867-297217/pastedImage_6.png
(6)CSI_DATA05-->ESAI_TX_CLK
register: IOMUXC_SW_MUX_CTL_PAD_CSI_DATA05
https://community.nxp.com/servlet/JiveServlet/downloadImage/2-1254867-297218/pastedImage_7.png
(7)CSI_DATA06-->ESAI_TX5_RX0
Register: IOMUXC_SW_MUX_CTL_PAD_CSI_DATA06
https://community.nxp.com/servlet/JiveServlet/downloadImage/2-1254867-297220/pastedImage_9.png
(8)CSI_DATA07-->ESAI_TX0
Register: IOMUXC_SW_MUX_CTL_PAD_CSI_DATA07
https://community.nxp.com/servlet/JiveServlet/downloadImage/2-1254867-297221/pastedImage_10.png
(9)CSI_HSYNC-->ESAI_TX1
Register: IOMUXC_SW_MUX_CTL_PAD_CSI_HSYNC
https://community.nxp.com/servlet/JiveServlet/downloadImage/2-1254867-297224/pastedImage_13.png
(10)CSI_MCLK-->ESAI_TX3_RX2
Register: IOMUXC_SW_MUX_CTL_PAD_CSI_MCLK
https://community.nxp.com/servlet/JiveServlet/downloadImage/2-1254867-297225/pastedImage_14.png
(11)CSI_PIXCLK-->ESAI_TX2_RX3
register: IOMUXC_SW_MUX_CTL_PAD_CSI_PIXCLK
https://community.nxp.com/servlet/JiveServlet/downloadImage/2-1254867-297226/pastedImage_15.png
(12)CSI_VSYNC-->ESAI_TX4_RX1
register: IOMUXC_SW_MUX_CTL_PAD_CSI_VSYNC
https://community.nxp.com/servlet/JiveServlet/downloadImage/2-1254867-297227/pastedImage_16.png
Total ESAI signals is 12.
Have a nice day!
BR,
Weidong
Reply to this message by replying to this email, or go to the message on NXP Community
Start a new discussion in i.MX Processors by email or at NXP Community
Following Re: 关于 i.MX 6ULL ESAI问题 in these streams: Inbox
This email was sent by NXP Community because you are a registered user.
You may unsubscribe instantly from NXP Community, or adjust email frequency in your email preferences