What is the output resolution of lcd? (in i.mx6dl)

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

What is the output resolution of lcd? (in i.mx6dl)

2,467 Views
yoonseok
Contributor III

What is maximum resolution that can be supported by Parallel Display( i.mx6dl)?

Display, camera, and image compression are used at the same time.

0 Kudos
3 Replies

2,228 Views
yoonseok
Contributor III

It ended well.
"Thank you for the advice."

0 Kudos

2,455 Views
Rita_Wang
NXP TechSupport
NXP TechSupport

Each i.MX 6Solo/6DualLite processor enables the following interfaces to external
devices (some of them are muxed and not available simultaneously):
• Displays—Total four interfaces available. Total raw pixel rate of all interfaces is up
to 266 Mpixels/sec, 24 bpp. Up to three interfaces may be active in parallel
(excluding EPDC).
• One Parallel 24-bit display port, up to 225 Mpixels/sec (for example, WUXGA at 60
Hz or dual HD1080 and WXGA at 60 Hz)
• LVDS serial ports—One port up to 170 Mpixels/sec or two ports up to 85 MP/sec
(for example, WUXGA at 60 Hz) each
• HDMI 1.4 port
• MIPI/DSI, two lanes at 1 Gbps
• EPDC, Color, and monochrome E-INK, up to 1650x2332 resolution and 5-bit
grayscale
Camera sensors:
• Up to two interfaces may be active at once
• Parallel Camera port (up to 20 bit and up to 240 MHz peak)
• MIPI CSI-2 / Parallel port, supporting from 80 Mbps to 800 Mbps speed per data
lane. The CSI-2 Receiver core can manage one clock lane and up to two data lanes.
Each i.MX 6Solo/6DualLite processor has two lanes.

0 Kudos

2,326 Views
yoonseok
Contributor III

I want to test 1280x1024lcd.

static struct fb_videomode lcdif_modedb[] = {
{
/* 800x480 @ 57 Hz , pixel clk @ 27MHz */
"CLAA-WVGA", 57, 800, 480, 37037, 40, 60, 10, 10, 20, 10,
0,
FB_VMODE_NONINTERLACED,
0,},



Is there a way to calculate pixel clk when it's 1280,1024?

I want to know the input value of the pixel on the table.

If it's 160Mhz, how can I calculate it?
Do we make a price for a pixel value?

 

0 Kudos