I see timing in the datasheet and references to write leveling in the reference manual, but nothing that puts it all together. This is a mature processor, there must be some documentation describing the timing requirements so I can put together my layout constraints.
Anything? TI, Xilinx and Synopsys have such information.
Thanks,
-j