Flash Programming Fails on FRDM-RW612-BGA ("Command failed with exit code 1")

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

Flash Programming Fails on FRDM-RW612-BGA ("Command failed with exit code 1")

295件の閲覧回数
mieintern02
Contributor II

Hello all,

I am facing an issue while attempting to program flash on my FRDM-RW612-BGA board using MCUXpresso IDE. I receive the error:
"Unable to perform operation! Command failed with exit code 1"
and the console shows "Programming failed. Verify failed."

I've ensured proper power, connection, selected the correct debug interface, and followed the standard procedures (including steps from the Knowledge Base about unlocking flash), but the error persists.

Could someone please guide me on how to resolve this error? Are there any additional steps or settings I should check to successfully erase/unlock the flash and enable programming again?

Thank you 

Screenshot:

mieintern02_0-1754475843923.png

 

タグ(1)
0 件の賞賛
返信
6 返答(返信)

284件の閲覧回数
RomanVR
NXP Employee
NXP Employee

Hello @mieintern02, hope you are doing well.

Could you please confirm whether you are using a FRDM-RW612 Evaluation Board or the RD-RW612BGA?

Additionally, could you please share a detailed picture of your board setup?

Best Regards!
0 件の賞賛
返信

256件の閲覧回数
MIEintern021
Contributor I

Hi,

I am using a 2fr Evaluation kit from Murata Electronics which uses a rw612 chipset from NXP that comes with a BGA package. I am also using the MCUXpresso software from NXP to program the board. The version of SDK I am using is 25.06.00. I’ve attached my board setup to this mail.
Thank you

MIEintern021_1-1754644606385.png

 



 

タグ(1)
0 件の賞賛
返信

251件の閲覧回数
RomanVR
NXP Employee
NXP Employee

Hello @MIEintern021.

There are some considerations to migrate our SDK applications to module-based boards like Type 2FR EVK which has a different flash module, please check the following post in the Application Code Hub: Migration from FRDM-RW612 to third-party module memories. This guide provides support for Murata's Type 2FR (and other modules) and contains an example project to flash into your EVK. Notice that this example uses the MCUXpresso SDK 24.12.00 for FRDM-RW612.

To get the example from the Code Hub to your MCUXpresso IDE:

Click on "Import from Application Code Hub" option from the Quickstart Panel in MCUXpresso IDE.

RomanVR_0-1754679286274.png

Once in the Application Code Hub window search for the sample's name (Migration from FRDM-RW612 to third-party module memories), select it and click on "Github link" and wait until the "Next >" button can be used.

RomanVR_1-1754679365173.png

Once clicked on the "Next >" button, follow the steps to import the project from the git repository. Finally, when the project is available in your workspace you should be able to flash it and test it on your setup.

Please let me know if you are able to get this example running into your board.

Best Regards!
0 件の賞賛
返信

232件の閲覧回数
mieintern02
Contributor II
Hello,
I’m facing this issue while programming my 2fr module using MCUXpresso. The flash operation fails with a "Verification failed @ address 0x08000000" error. Below is the console log for reference:
Executing flash operation 'Program' (Program executable into flash frdmrw612_module_migration_example.axf) - Mon Aug 11 14:21:41 IST 2025
Checking MCU info...
Scanning for targets...
Executing flash action...
SEGGER J-Link Commander V8.12a (Compiled Jan 9 2025 14:39:11)
DLL version V8.12a, compiled Jan 9 2025 14:38:21
J-Link Command File read successfully.
Processing script file...
J-Link>ExitOnError 1
J-Link Commander will now exit on Error
J-Link>r
J-Link connection not established yet but required for command.
Connecting to J-Link via USB...O.K.
Firmware: J-Link MCU-Link V1 compiled Oct 9 2024 11:01:41
Hardware version: V1.00
J-Link uptime (since boot): 0d 00h 11m 13s
S/N: 1065875619
USB speed mode: High speed (480 MBit/s)
VTref=3.300V
Target connection not established yet but required for command.
Device "RW612" selected.
Connecting to target via SWD
InitTarget() start
SWD selected. Executing JTAG -> SWD switching sequence.
DAP initialized successfully.
DMAP_REG_ID: DM-AP IDCODE detected: 0x002A0000
DHCSR: 0x05100000
InitTarget() end - Took 3.50ms
Found SW-DP with ID 0x6BA02477
DPIDR: 0x6BA02477
CoreSight SoC-400 or earlier
Scanning AP map to find all available APs
AP[1]: Stopped AP scan as end of AP map has been reached
AP[0]: AHB-AP (IDR: 0x84770001, ADDR: 0x00000000)
Iterating through AP map to find AHB-AP to use
AP[0]: Core found
AP[0]: AHB-AP ROM base: 0xE00FF000
CPUID register: 0x410FD214. Implementer code: 0x41 (ARM)
Feature set: Mainline
Cache: No cache
Found Cortex-M33 r0p4, Little endian.
FPUnit: 8 code (BP) slots and 0 literal slots
Security extension: implemented
Secure debug: enabled
CoreSight components:
ROMTbl[0] @ E00FF000
[0][0]: E000E000 CID B105900D PID 000BBD21 DEVARCH 47702A04 DEVTYPE 00 Cortex-M33
[0][1]: E0001000 CID B105900D PID 000BBD21 DEVARCH 47701A02 DEVTYPE 00 DWT
[0][2]: E0002000 CID B105900D PID 000BBD21 DEVARCH 47701A03 DEVTYPE 00 FPB
[0][3]: E0000000 CID B105900D PID 000BBD21 DEVARCH 47701A01 DEVTYPE 43 ITM
[0][5]: E0041000 CID B105900D PID 002BBD21 DEVARCH 47724A13 DEVTYPE 13 ETM
[0][6]: E0042000 CID B105900D PID 000BBD21 DEVARCH 47701A14 DEVTYPE 14 CSS600-CTI
Memory zones:
"Default" Description: Default access mode
Cortex-M33 identified.
Reset delay: 0 ms
ResetTarget() start
Reset via SYSRESETREQ and reset pin + halt after bootloader
ROM entered ISP command handling loop. Re-enable the debug access.
MSPLIM cleared
ResetTarget() end - Took 119ms
Device specific reset executed.
J-Link>h
PC = 1302B460, CycleCnt = 00000000
R0 = 00000000, R1 = 5AC33CA5, R2 = 00000001, R3 = 5AC33CA5
R4 = 3012F5FC, R5 = 50002E24, R6 = 55AACC33, R7 = 33CCAA55
R8 = 5AA55AA5, R9 = FCF0030F, R10= C33CA55A, R11= 55AACC33
R12= 3012F5FC
SP(R13)= 30125A38, MSP= 30125A38, PSP= 00000000, R14(LR) = 1302B421
XPSR = 01000000: APSR = nzcvq, EPSR = 01000000, IPSR = 000 (NoException)
CFBP = 00000001, CONTROL = 00, FAULTMASK = 00, BASEPRI = 00, PRIMASK = 01
MSPLIM = 00000000
PSPLIM = 00000000
Security extension regs:
MSP_S = 30125A38, MSP_NS = 00000000
MSPLIM_S = 00000000, MSPLIM_NS = 00000000
PSP_S = 00000000, PSP_NS = FFFFFFFC
PSPLIM_S = 00000000, PSPLIM_NS = 00000000
CONTROL_S = 00, FAULTMASK_S = 00, BASEPRI_S = 00, PRIMASK_S = 01
CONTROL_NS = 00, FAULTMASK_NS = 00, BASEPRI_NS = 00, PRIMASK_NS = 00
FPS0 = 00000000, FPS1 = 00000000, FPS2 = 00000000, FPS3 = 00000000
FPS4 = 00000000, FPS5 = 00000000, FPS6 = 00000000, FPS7 = 00000000
FPS8 = 00000000, FPS9 = 00000000, FPS10= 00000000, FPS11= 00000000
FPS12= 00000000, FPS13= 00000000, FPS14= 00000000, FPS15= 00000000
FPS16= 00000000, FPS17= 00000000, FPS18= 00000000, FPS19= 00000000
FPS20= 00000000, FPS21= 00000000, FPS22= 00000000, FPS23= 00000000
FPS24= 00000000, FPS25= 00000000, FPS26= 00000000, FPS27= 00000000
FPS28= 00000000, FPS29= 00000000, FPS30= 00000000, FPS31= 00000000
FPSCR= 00000000
J-Link>loadfile "C:\Users\MIETEM02\git\an-frdmrw612-module-migration-guide\frdmrw612_module_migration_example\Debug\frdmrw612_module_migration_example.hex"
'loadfile': Performing implicit reset & halt of MCU.
ResetTarget() start
Reset via SYSRESETREQ and reset pin + halt after bootloader
ROM entered ISP command handling loop. Re-enable the debug access.
MSPLIM cleared
ResetTarget() end - Took 120ms
Device specific reset executed.
Downloading file [C:\Users\MIETEM02\git\an-frdmrw612-module-migration-guide\frdmrw612_module_migration_example\Debug\frdmrw612_module_migration_example.hex]...
J-Link: Flash download: Bank 0 @ 0x08000000: 1 range affected (131072 bytes)
J-Link: Flash download: Total: 1.287s (Prepare: 0.205s, Compare: 0.407s, Erase: 0.002s, Program: 0.375s, Verify: 0.188s, Restore: 0.108s)
J-Link: Flash download: Program speed: 341 KB/s
****** Error: Verification failed @ address 0x08000000
Error while programming flash: Verify failed.
Script processing completed.
Unable to perform operation!
Command failed with exit code 1
0 件の賞賛
返信

239件の閲覧回数
mieintern02
Contributor II
Hi,
Thanks for sharing the migration guide. I tried following the steps and importing the example project from the Application Code Hub into MCUXpresso IDE, but I am still not able to flash the board and the error persists. Could you please help me troubleshoot or let me know if there are any additional steps I might be missing?

Thank you
0 件の賞賛
返信

208件の閲覧回数
RomanVR
NXP Employee
NXP Employee

Hi @mieintern02.

Could you please provide more details of the procedure and results you see when following the guide to unlock the flash? If possible please try it again and send me the logs that you see. Notice that you have to select your memory template of the memory used by your EVK in the Boot Memory Configuration Menu (see the images below).

RomanVR_0-1755032682373.png

RomanVR_1-1755032703254.png

Additionally, please confirm that the guide you sticked to is the following: How to solve flashing problems in FRDM-RW612 (flash lock).

 

 

Best Regards!
0 件の賞賛
返信