workaround for e8052 (RMII)

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

workaround for e8052 (RMII)

ソリューションへジャンプ
1,118件の閲覧回数
eishishibusawa
Contributor III

Dear Sir

 

I want to ask the workaround for e8052.

It is described  at 12.3.0.2 Internal RMII reference clock in VYBRIDHDUG Rev.1.

I want to confirm the workaround based on "EXTERNAL CLOCK SOURCE" scheme.

 

Q1.

Can I select the CKO1 or CKO2 pin for the clock_Out pin(Fig42)?

 

Q2.

Are there any problem to select the PLL5 for clock source of the clock_Out(Fig42)?

 

Best Regards,

Eishi SHIBUSAWA,

ラベル(1)
0 件の賞賛
返信
1 解決策
950件の閲覧回数
Yuri
NXP Employee
NXP Employee

Hello,

  Yes, it is possible to use one of CKOs, sourced with the PLL5, for the clock_Out.


Have a great day,
Yuri

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

元の投稿で解決策を見る

0 件の賞賛
返信
1 返信
951件の閲覧回数
Yuri
NXP Employee
NXP Employee

Hello,

  Yes, it is possible to use one of CKOs, sourced with the PLL5, for the clock_Out.


Have a great day,
Yuri

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 件の賞賛
返信