Vybrid interrupt input pin

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

Vybrid interrupt input pin

ソリューションへジャンプ
1,019件の閲覧回数
marioturqueti
Contributor II

1-Which input pins in the vybrid VF6XX processor (364BGA) can I use for external interruptions?

2-Is there any documentation that link the modules external signals names in the reference manual with the pin names?

rendy

josepalazzi-b02602

BrunoCastelucci

bfac

karinavalencia

ラベル(1)
0 件の賞賛
返信
1 解決策
801件の閲覧回数
bfac
NXP Employee
NXP Employee

Hello Mario,

You can identify which pins are available as interrupts on the Reference Manual (VYBRIDRM.pdf, rev 7), on "Chapter 5 Signal Multiplexing", you will notice a great part of the pins have as "Alt0" a description of, for example, PTA0 (this means that specific pin is Port A, pin 0), all pin ports can be configured as interrupts. In this same table you can see which pins are available on the specific package you are using.

The registers you need to change in order to configure the interrupts are described also on the Reference Manual, on "Chapter 7 Port Control and Interrupts (PORT)":

- "7.6 Functional description" will give you an understanding of the working modes.

- "7.5 Memory map and register definition" will describe what registers needs to be configured.

Please notice that PTA0 translates to PORT0_PCR0, as well as PTD3 translates to PORT3_PCR3, as examples.

BR,

Bruno

flaviocaduda

元の投稿で解決策を見る

0 件の賞賛
返信
1 返信
802件の閲覧回数
bfac
NXP Employee
NXP Employee

Hello Mario,

You can identify which pins are available as interrupts on the Reference Manual (VYBRIDRM.pdf, rev 7), on "Chapter 5 Signal Multiplexing", you will notice a great part of the pins have as "Alt0" a description of, for example, PTA0 (this means that specific pin is Port A, pin 0), all pin ports can be configured as interrupts. In this same table you can see which pins are available on the specific package you are using.

The registers you need to change in order to configure the interrupts are described also on the Reference Manual, on "Chapter 7 Port Control and Interrupts (PORT)":

- "7.6 Functional description" will give you an understanding of the working modes.

- "7.5 Memory map and register definition" will describe what registers needs to be configured.

Please notice that PTA0 translates to PORT0_PCR0, as well as PTD3 translates to PORT3_PCR3, as examples.

BR,

Bruno

flaviocaduda

0 件の賞賛
返信