Vybrid DDR memory addressing

cancel
Showing results for 
Search instead for 
Did you mean: 

Vybrid DDR memory addressing

275 Views
sugiyamatoshihi
Contributor V

Hello,

I'd like to know DDR memory addressing of Vybrid, because we have to check memory contents is correct or not.

I saw the DDr memory addressing map like below.

pastedImage_1.png

Does this means when data write/read to memory, address move to Column=>Bank=>Row.

So, data write/read column[0:9]->1k/bank0, then change bank 0 to 1 and column0-1k/bank1 after bank 7, then row0->1.

Is this correct?

I suppose sequential access means Column=>Row=>Bank, but Vybrid seems different.

Best Regards,

Sugiyama 

Labels (1)
0 Kudos
1 Reply

73 Views
Yuri
NXP TechSupport
NXP TechSupport

Hello,

  DRAM address mapping for Vybrid is correct. You may also look at

section 10.1.6.1 (Address Mapping) of VFxxx Controller Reference Manual,

Rev. 0, 10/2016.

Have a great day,
Yuri

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 Kudos