Smart way to debug Vybrid M4 Core only

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

Smart way to debug Vybrid M4 Core only

跳至解决方案
1,958 次查看
jochengerster
NXP Employee
NXP Employee

Hi all,

we are currently working on a project, where we develop SW (based on eCos) for the M4 core only on Vybrid.

Every time we like to restart the SW we need to go through a long sequence, starting with Resetting the device (which leads to the M4 is in reset)

and bring the M4 again out of reset and load the elf file again.

We are using a Lauterbach Trace32 and ideally we would like to restart the M4 as simple as on a single core system.

Just loading the elf file again without a reset of the device leads to the application doesn't start probably.

Thanks for your help/ideas

best regards

Jochen

标签 (2)
标记 (3)
0 项奖励
回复
1 解答
1,507 次查看
jiri-b36968
NXP Employee
NXP Employee

Hi Jochen,

/RESET signal will reset whole SoC (except RTC). So if you debug using Lauterbach put RESET command only in *.cmm file for CA5 core and do not use it in *.cmm file for CM4 core. You can just load new code for CM4 core and Lauterbach will set PC at beginning of your program. The only problem is that registers will not be in reset state. This have to handled at beginning of your CM4 core. Nevertheless most of the setting is usually done by CA5 code.

/Jiri

在原帖中查看解决方案

0 项奖励
回复
1 回复
1,508 次查看
jiri-b36968
NXP Employee
NXP Employee

Hi Jochen,

/RESET signal will reset whole SoC (except RTC). So if you debug using Lauterbach put RESET command only in *.cmm file for CA5 core and do not use it in *.cmm file for CM4 core. You can just load new code for CM4 core and Lauterbach will set PC at beginning of your program. The only problem is that registers will not be in reset state. This have to handled at beginning of your CM4 core. Nevertheless most of the setting is usually done by CA5 code.

/Jiri

0 项奖励
回复