SPI on Vybrid can be configured through a dedicated set of registers.
Inactive state for PCS and SCK can be configured with PCSIS (in SPIx_MCR) and CPOL (in SPIx_CTARn).
I don't find a way to set the inactive state for SOUT, and with an oscilloscope I see that this is HIGH.
Is there a way to set it to LOW?