Creating full isolation between the cores

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

Creating full isolation between the cores

跳至解决方案
1,376 次查看
ippisl
Contributor I

Hi,

Regarding vf6xx(cortex-a5/cortex-m4 cpu):

I want to create full isolation between 2 cores: one core will do communications , the other all the rest of the stuff including io.

I want the core that does communication have it's own memory and peripherals, But can't access in anyway the memory and peripherals of the other core. The only interface would be through the shared memory.

Is it possible to achieve this ? How ?

Thanks.

标签 (1)
0 项奖励
回复
1 解答
1,205 次查看
timesyssupport
Senior Contributor II

Hello,

You can use MCC, which uses shared SRAM, for communication between the two cores. For more information about MCC, you can see the user guide here:

Vybrid MCC User Guide For MCC Version 1.0 | Timesys Embedded Linux

However, peripheral isolation is currently not graceful between M4 and A5 - peripherals used in M4 and A5 are hardcoded in the Linux kernel and MQX source code. For complete isolation, you will need to customize the Linux kernel / mqx configuration and sources to achieve this.

Thanks, and let me know if you have any questions.

Timesys Support

在原帖中查看解决方案

0 项奖励
回复
2 回复数
1,206 次查看
timesyssupport
Senior Contributor II

Hello,

You can use MCC, which uses shared SRAM, for communication between the two cores. For more information about MCC, you can see the user guide here:

Vybrid MCC User Guide For MCC Version 1.0 | Timesys Embedded Linux

However, peripheral isolation is currently not graceful between M4 and A5 - peripherals used in M4 and A5 are hardcoded in the Linux kernel and MQX source code. For complete isolation, you will need to customize the Linux kernel / mqx configuration and sources to achieve this.

Thanks, and let me know if you have any questions.

Timesys Support

0 项奖励
回复
1,205 次查看
karina_valencia
NXP Apps Support
NXP Apps Support

timesyssupport can you  help on this case?

0 项奖励
回复