Are ISD2FA, ISD3FA, ISD2FB and ISD3FB implemented in the QSPI peripheral?

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

Are ISD2FA, ISD3FA, ISD2FB and ISD3FB implemented in the QSPI peripheral?

Jump to solution
838 Views
beat
Contributor II

I see the flags ISD2FA, ISD3FA, ISD2FB and ISD3FB mentioned in VYBRIDRM v5, but the fields are not documented in the MCR register details.  These are also mentioned in app note AN4512.  Is this feature actually implemented in the Vybrid QSPI peripheral, or does the software need to change those pins to GPIO to control them?

Labels (5)
Tags (2)
0 Kudos
1 Solution
590 Views
naoumgitnik
Senior Contributor V

Dear Russ,

Before we proceed further, have you looked at the Re: QSPI I/03 Diven Low during all Single bit accesses thread also discussing these flags?

Regards, Naoum Gitnik.

View solution in original post

0 Kudos
2 Replies
591 Views
naoumgitnik
Senior Contributor V

Dear Russ,

Before we proceed further, have you looked at the Re: QSPI I/03 Diven Low during all Single bit accesses thread also discussing these flags?

Regards, Naoum Gitnik.

0 Kudos
590 Views
beat
Contributor II

Ah, yes.  It looks like the search doesn't include the content of posts...

EDIT: I learned the difference between the "Search" and "Filter" dialogs.  The "Filter" field was not searching thoroughly.

0 Kudos