About capture the DCU CLK

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

About capture the DCU CLK

ソリューションへジャンプ
1,599件の閲覧回数
keisukewatanabe
Contributor III

Dear support,

I am going to connect to LCD at LVDS Transmitter.

The port of TWR uses the DCU0.

To capture the signal;

1. Is there a register to select the rising or falling edge of DCU0_PCLK?

2. Do I set to either?

Best regards,

Keisuke

ラベル(1)
0 件の賞賛
返信
1 解決策
1,444件の閲覧回数
naoumgitnik
Senior Contributor V

Dear Keisuke,

Please, take a look at the INV_PXCK bit of the Synchronize Polarity Register (DCUx_SYNPOL).

Best regards, Naoum Gitnik.

元の投稿で解決策を見る

0 件の賞賛
返信
3 返答(返信)
1,444件の閲覧回数
naoumgitnik
Senior Contributor V

Dear Keisuke,

Is this question about the Vybrid pin or the Tower board port's (connector's) pin, please?

Best regards,

0 件の賞賛
返信
1,444件の閲覧回数
keisukewatanabe
Contributor III

Dear Naoum,

>Is this question about the Vybrid pin or the Tower board port's (connector's) pin, please?


I want to know about the Vybrid.

Best regards,

Keisuke

0 件の賞賛
返信
1,445件の閲覧回数
naoumgitnik
Senior Contributor V

Dear Keisuke,

Please, take a look at the INV_PXCK bit of the Synchronize Polarity Register (DCUx_SYNPOL).

Best regards, Naoum Gitnik.

0 件の賞賛
返信