T2080 IFC_NDDDR_CLK not documented

cancel
Showing results for 
Search instead for 
Did you mean: 

T2080 IFC_NDDDR_CLK not documented

Jump to solution
315 Views
gregbuchannan
Contributor I

Neither the T2080 datasheet or QorIQ RM describes the IFC_NDDDR_CLK signal in any detail.  It is used in the T2080RDB-PC Reference Design to drive the NAND Flash WE# pin.  What is the purpose of this pin and how is it controlled?


Greg

Labels (1)
0 Kudos
1 Solution
103 Views
r8070z
NXP TechSupport
NXP TechSupport

Have a great day,

The T2080 data sheet says that IFC_NDDDR_CLK IFC (pin D18) is NAND DDR Clock. I.e. it looks like clock for NAND flash devices using source synchronous DDR mode. However according to the T2080 data-sheet and reference manual there is not support for NAND synchronous DDR mode on the T2080.

High-speed NAND flash may operate in the asynchronous mode and synchronous DDR mode. It is supposed that the same flash device pin is write enable (WE) input for the asynchronous and CLK input for the synchronous mode.

The T2080RDB schematics like first revision of the T2080QDS schematics show that this pin D18 drives NAND flash WE# input. However, the T2080QDS schematics was corrected with corresponding note - now the T2080 IFC_WE (pin D17) drives NAND flash WE input. It corresponds to the T2080 reference manual which says that the IFC_WE provides NAND write enable signal.

The IFC_NDDDR_CLK pin as output can be left open. If you need for comprehensive explanation please create service request - see  How I could create a Service Request?

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

View solution in original post

0 Kudos
1 Reply
104 Views
r8070z
NXP TechSupport
NXP TechSupport

Have a great day,

The T2080 data sheet says that IFC_NDDDR_CLK IFC (pin D18) is NAND DDR Clock. I.e. it looks like clock for NAND flash devices using source synchronous DDR mode. However according to the T2080 data-sheet and reference manual there is not support for NAND synchronous DDR mode on the T2080.

High-speed NAND flash may operate in the asynchronous mode and synchronous DDR mode. It is supposed that the same flash device pin is write enable (WE) input for the asynchronous and CLK input for the synchronous mode.

The T2080RDB schematics like first revision of the T2080QDS schematics show that this pin D18 drives NAND flash WE# input. However, the T2080QDS schematics was corrected with corresponding note - now the T2080 IFC_WE (pin D17) drives NAND flash WE input. It corresponds to the T2080 reference manual which says that the IFC_WE provides NAND write enable signal.

The IFC_NDDDR_CLK pin as output can be left open. If you need for comprehensive explanation please create service request - see  How I could create a Service Request?

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

View solution in original post

0 Kudos