T1042 VCORE and VCOREc specs

[mohsenhaghighat]

Hello,

What are the VCORE and VCOREc specs? I want to choose a power supply but i do not know its specs. 

I want to design a T1042 custom board and I read the datasheet but i can not find the answre.

thanks.

[alexander_yakov]

Please look T1042 Data Sheet, Table 3 "Recommended operating conditions"

Second column in this table shows all device voltage rails.

As far as I can see, there is no "VCORE" and "VCOREc" voltage rails, the device does not have such rails.

Have a great day,
Alexander
TIC

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

[mohsenhaghighat]

Thanks alexander, I means VDD and VDDC, In this table it does not say about the input current or rise time and fall time or slewrate or how much current in 1us it needs? How much noise it can accept?

If I want to use a switching power supply, what does its frequency?

In PCB design how much the distance between 1volt power supply and cpu?

[alexander_yakov]

For VDD and VDDC rails power consumption please look Table 8, note1 below the table.

[mohsenhaghighat]

Thanks Dear Alexander,

We see a t1042 custom board that does not observe power sequencing. This board does not work.

When he changed his board and observe the power sequencing it works.

Is the power sequencing important for T1022 cpu?

If we do not observe power sequencing, the board does not work?

Thanks.

[alexander_yakov]

For power sequencing requirements please look Section 3.2 of device datasheet.

Yes, power sequencing is mandatory.

[mohsenhaghighat]

Thanks Alexander I read this chapter,

I test this sequence, At first 3v3 and 1v8 and 2v5 power on and  PORESET is asserted.

Then deassert the PORESET

then vcore power on and then 1v35 power on,

In this sequence the core does not work, But after this when we assert PORESET and deaasert it the cpu works.

where is our problrm?

[alexander_yakov]

Yes.

"1. PORESET_B must be driven asserted before the core and platform power supplies are powered up." - this is said explicitly in note 1 below Table 21.