In T1024 based design, what are the scenarios when RESET_REQ_B is asserted and PORESET_B, HRESET_B is de-asserted?

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

In T1024 based design, what are the scenarios when RESET_REQ_B is asserted and PORESET_B, HRESET_B is de-asserted?

1,226 次查看
shalakashinde
Contributor I

In T1024 based design, what are the scenarios when RESET_REQ_B is asserted and PORESET_B, HRESET_B is de-asserted?

I have a design, where PORESET_B and HRESET_B both are at high logic.

Only RESET_REQ_B is low.

I am not able to load RCW to NOR flash.

标签 (1)
0 项奖励
回复
3 回复数

911 次查看
ufedor
NXP Employee
NXP Employee

> I am not able to load RCW to NOR flash.

Does it mean that there is no valid RCW provided for the processor?

If "yes" - then this is the RESET_REQ_B assertion cause.

General reference - QorIQ T1024 Reference Manual, 7.3.16 Reset Request Status Register (DCFG_CCSR_RSTRQSR1).

0 项奖励
回复

911 次查看
shalakashinde
Contributor I

I have valid RCW for the processor.

And 3 out of 4 boards are working fine.

Only in 1 board, loading RCW to NOR flash is failing.

0 项奖励
回复

911 次查看
ufedor
NXP Employee
NXP Employee

Use a digital scope to check integrity of the IFC signals connected to the NOR Flash.

0 项奖励
回复