[DPAA] What is the INV bit ?

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

[DPAA] What is the INV bit ?

Jump to solution
912 Views
gillesbulthé
Contributor I


Hello,

With my T2080, I am trying to make a loopback test within the MAC of the DPAA.

I can read this, in register (FMAN | EMAC3 | IF_MODE = 0x4e4300):

bit 26 RLP:

• 0 - normal operation

• 1 - RGMII internal loopback (XGLP should be 0 and INV should be 1)

Please, can someone indicate me where is the INV bit ?

Thanks a lot in advance for your reply.

Gilles.

Labels (1)
0 Kudos
1 Solution
709 Views
r8070z
NXP Employee
NXP Employee


Have a great day,


There are different levels of loopback.

MAC level (regardless of interface). Controlled by COMMAND_CONFIG[XGLP].
NOTE: The TX path is not blocked by MAC loopback mode. So pkts will go out of the chip. Rx path will not receive any external pkts.

RGMII Interface level. INV is bit #20. This bit is currently hidden. It may because RGMII internal loopback has problem. Look into the errata document. Notice this document is not public.

SerDes loopback (for SGMII, XFI,...) SerDesx_LNnTCSR3[LPBK_EN]. I would put MAC in normal mode.

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

View solution in original post

0 Kudos
2 Replies
709 Views
gillesbulthé
Contributor I

Dear Serguei,

Many thanks for your reply : bit INV is #20.

I tried the RGMII loopback which works fine for me unlike the Errata (I have a SOC T2080 rev 1.1). I will keep it in mind, not to be surprised if something wrong happen.

Best regards,

Gilles.

0 Kudos
710 Views
r8070z
NXP Employee
NXP Employee


Have a great day,


There are different levels of loopback.

MAC level (regardless of interface). Controlled by COMMAND_CONFIG[XGLP].
NOTE: The TX path is not blocked by MAC loopback mode. So pkts will go out of the chip. Rx path will not receive any external pkts.

RGMII Interface level. INV is bit #20. This bit is currently hidden. It may because RGMII internal loopback has problem. Look into the errata document. Notice this document is not public.

SerDes loopback (for SGMII, XFI,...) SerDesx_LNnTCSR3[LPBK_EN]. I would put MAC in normal mode.

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 Kudos