P3T1755 SDA Drive Levels ?

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

P3T1755 SDA Drive Levels ?

4,730 Views
smiller2
Contributor IV

I attempting to read the temperature via I3C at 12.5MHZ  from an FPGA implementation of the I3C controller.   The first byte is partially correct, but the send byte always reads as 0xFF.   It seems that on the transition of the read SDA line from High to Low, it takes too long and the P3T1755 detects a bogus Restart and places SDA into HiZ.     If I reduce the SCL frequency to 10MHZ with a 60nS clock low time, then it works as expected. 

Looking at the scope traces, the SDA line drive during reads seems quite weak when compared to some other devices.    I will attempt to attach scope shots of the working and non-working cases.  

Is there a spec on this drive strength?    Is there a command to increase it? 

 

Thanks.

 

0 Kudos
Reply
5 Replies

4,705 Views
smiller2
Contributor IV

The schematic goes across several boards, so it is not easy to share.   The SDA and SCL lines are FPGA pins with 1K pullups at the FPGA.  The signals route through several boards and have additional 1K pullups close to the P3T1755 sensor.     I am doing a Private Read command to retrieve the temperature.    I will attach some logic analyzer screen shots.  In the fail case, the logic analyzer is detecting that the SDA line transitioned HIGH while the SCL was already HIGH and is decoding as a STOP condition.    The P3T1755 has control of the SDA line at this time, so the issues are the prop delay in the SDA level change and the drive strength of the SDA line.    The datasheet does not seem to address the drive strength.  

0 Kudos
Reply

4,679 Views
guoweisun
NXP TechSupport
NXP TechSupport

HI Smiller

What's the communicate distance between sensor and controller?

If the long distance also can't support the maximum speed.

 

 

 

 

0 Kudos
Reply

4,664 Views
smiller2
Contributor IV

The FPGA is on a separate board.   There is probably 24 inches of PCB trace and two connector sets between the FPGA and the sensor.

0 Kudos
Reply

4,651 Views
guoweisun
NXP TechSupport
NXP TechSupport
0 Kudos
Reply

4,717 Views
guoweisun
NXP TechSupport
NXP TechSupport

HI Stephen 

Could you please share with the test waveforms and your schematic here?

 

Thanks!

0 Kudos
Reply